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Quantum Dot Channel Field-Effect Transistors and Non-Volatile Memories: 
Fabrication and Simulation 
 
Jun Kondo, Ph.D. 
University of Connecticut, 2017 
 
Quantum dot channel (QDC) and Quantum dot gate (QDG) field effect 
transistors (FETs) have been fabricated on crystalline Si and poly Si thin films using 
cladded Si and Ge quantum dots. In particular, this thesis presents modeling and 
fabrication of quantum dot channel field effect transistors (QDC-FETs) using cladded 
Ge quantum dots on poly-Si thin films grown on silicon-on-insulator (SOI) substrates. 
HfAlO2 high-k dielectric layers are used for the gate dielectric. QDC-FETs exhibit 
multi-state I-V characteristics which enable 2-bit processing, and reduce FET count 
and power dissipation, and are expected to make a significant impact on the digital 
circuit design. Germanium quantum dot QDC-FETs provide higher electron mobility 
than conventional polysilicon FETs, which is comparable to crystalline silicon. 
 
Quantum dot channel FETs are also configured as floating gate quantum dot 
nonvolatile memories (QDC-QDNVMs). In NVMs, we use floating gate comprising of 
GeOx-Ge quantum dots. QD nonvolatile memories (QD-NVMs) are fabricated on 
crystalline silicon substrates.  HfAlO2 high-k insulator layers are used for both tunnel 
gate oxide as well as control gate dielectric. QDC-NVMs not only provide significantly 
ii 
 
higher drain current ID, but also higher threshold voltage shifts (∆VTH), and exhibit 
potential for fabricating multi-bit nonvolatile memories.  
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1.1. Background of Metal-Oxide-Semiconductor Field-Effect Transistor                 
    Germanium quantum dot QDC-FETs provide higher electron mobility than 
conventional polysilicon FETs, which is comparable to crystalline silicon. 
 
1.1.1. Overview 
  The 2011 International Technology Roadmap for Semiconductors (ITRS) shows the 
MOS-FET scaling process technologies from 2011 to 2021 in Figure 1.1.  The first row shows 
gate-stack materials using high-k dielectrics layer. The second row shows the methods used to 
improve electron mobility. These methods deal with the stress layer that causes tensile strain 
in Si, use of high mobility channel such as Ge and InGaAs. The third row shows a wrap-around 
gate fabricated on bulk Si wafer or silicon-on-insulator (SOI) wafer to improve the gate control. 
The fourth row shows the evolution of the wraparound gate using the silicon-on-insulator (SOI) 
in partially depleted (PD) and fully depleted (FD) configurations. 
 
Figure 1.1. 2011 The International Technology Roadmap for Semiconductors (ITRS) [1 
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1.1.2. High-k Dielectric Insulator 
The high-k dielectric materials include tantalum oxide (Ta2O3), aluminum oxide 
(Al2O3), titanium oxide (TiO2), hafnium oxide (HfO2), and zirconium oxide (ZrO2) for the gate 
dielectric [3]. Among them, Al2O3 and HfO2 have the dielectric constants of 9 and 25 [4], and 
the band gaps of 8.8 and 5.8 [4]. Because Al2O3 and HfO2 provide these complementary 
characteristics, they
 
are combined to produce hafnium aluminum oxide (HfAlO2) which has a 
relatively large dielectric constant [5]. The MOS devices presented in this thesis use HfAlO2 
nanolaminate as high-k dielectric combinational layers for the gate dielectric of the QDC FETs, 
and the gate dielectric and the control dielectric of the QDC NVMs. 
 
1.1.3. Wraparound Gate Insulator for QDC FETs 
             Quantum dot channel (QDC) field-effect transistors (FETs) with II-VI wraparound 
gate insulators are presented Figure 1.2 [2]. There are II-VI lattice-matched layers which serve 
as gate insulators to reduce the density of interface states [2]. Figure 1.2a shows the wraparound 
~9nm QDC FET structure in the FinFET configuration. This device has three layers of GeOx-
cladded Ge quantum dots for the transport channel [2]. Here, ZnS-ZnMgS serves as a bottom 
barrier layer, ZnMgSSe serves as a top insulator layer, and ZnSSe serves as a side insulator 
layer [2]. Figure 1.2b shows the cross sectional view at the center line of Figure 1.2a [2], and 
a metal layer covers top and side insulator layers [2]. Figure 1.2c shows another QDC FET 
which has three layers of SiOx-cladded Si quantum dots for the transport channel [2]. The 
quantum dots are self-assembled on a ZnMgS layer which is lattice-matched to the p-silicon 
substrate [2]. HfO2 forms the wraparound gate dielectric, and serves as top and side insulator 
layers, and ZnMgS serves as a bottom insulator layer [2]. The use of such a wraparound lattice-
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matched epitaxial ZnMgSSe gate insulator layer in place of HfO2 potentially reduces the 
interfacial trapped charge density and the threshold variability ∆VTH to improve the noise 
margins of logic gates [2]. 
 
 
 
Figure  1.2a. Ge QDC FET with II-VI Wraparound Gate Insulator 
 
Figure  1.2b. Cross Sectional View of Ge QDC FET with II-VI Wraparound Gate Insulator 
 
Figure  1.2c. Cross Sectional View of Si QDC FET with II-VI Wraparound Gate Insulator 
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1.2. Dissertation Outline  
This dissertation presents the fabrication, characterization, modeling, and simulation 
of multi-state devices such as quantum dot channel (QDC) field effect transistors (FETs) and 
quantum dot channel (QDC) non-volatile memories (NVMs). Germanium QDC FETs were 
fabricated on poly-silicon and exhibited comparable electron mobility to silicon QDC FETs 
fabricated on crystal silicon. Also, silicon QDC NVM and germanium QDC NVM exhibited 
greater threshold shifts and potential for multi-bit operation. 
             Chapter 2 summarizes the fabrication and characterization procedures.  The fabrication 
procedures include the following operations; cutting silicon wafers, silicon wafer cleaning, wet 
oxidation, source and drain fabrication, phosphorus diffusion, silicon nitride deposition, first 
gate opening, dry oxidation, second gate opening, self-assembly, opening the source and drain 
contacts, metallization, and interconnect. Chapter 4 also explains about four masks, a mask 
aligner, a high vacuum evaporator, atomic layer deposition, and a spectroscopic ellipsometer. 
For the characterization of FETs and NVMs, Chapter 2 explains about a high-power 
microscope, video camera equipment, a thin-film analyzer, a parametric analyzer, and atomic 
force microscopy (AFM). 
          Chapter 3 describes the theory and device modeling which includes energy band 
diagrams, various parameters, and nonvolatile memory model. 
            Chapter 4 presents the simulations which include the VisSim simulation and the Kronig 
and Penney model simulation. The VisSim simulation deals with QDG-QDC NVM, QDG-
QDC FETs, and QDC FET. 
          Chapter 5 shows the experimental results of five devices which includes quantum dot 
gate quantum dot channel (QDG QDC) field effect transistor (FET), quantum dot gate quantum 
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dot channel (QDG QDC) nonvolatile memory (NVM) using Si quantum dots and Ge quantum 
dots, quantum dot channel (QDC) field effect transistor (FET), and conventional field effect 
transistor (FET). The structures and ID-VG, and ID-VD characteristics are explained and 
compared with other devices. 
          Chapter 6 presents the analog behavioral model (ABM) for QDC-FETs. The model has 
been used to simulate a quaternary inverter and a 2-bit static random access memory (SRAM). 
  The cross-sectional views of the FETs and the NVMs are shown from Appendix 1 to 
Appendix 4. The buffered oxide etch (BOE) time estimate for the gate opening is shown in 
Appendix 5A. The buffered oxide etch (BOE) time estimate for the contact holes is shown in 
Appendix 5B. Finally, the silicon wafer cleaning procedures are explained in Appendix 5C.  
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1.3. Summary of Fabricated QDC FETs and NVMs  
A summary of QDC devices fabricated is shown below; 
 
FET GeOx-Ge QDC-FET on 
Polysilicon 
SiOx-Si QDC-FET on 
Silicon 
GeOx-Ge QDC-FET on 
Silicon 
NVM SiOxSi NVM on Silicon SiOx-Si QDC-NVM on 
Silicon 
GeOx-Ge QDC-NVM 
on Silicon 
 
Table 1.1 Summary of QDC Devices fabricated 
 
1.3.1. QDC Field Effect Transistors (FETs) 
  The published ID-VG characteristics of the quantum dot channel (QDC) field effect 
transistor (FET) is shown in Figure 1.3 [6]. The ID current peaks are observed at the VG voltages 
are equal to approximately 1.6 volts and 2.1 volts when VD is equal to 1.5 volts. Using these 
two current peaks, the ID-VG characteristics are divided into four sections as shown in Figure 
1.3, and the characteristics of this QDC FET are considered as the four state (OFF, ‘I1’, ‘I2’, 
ON).  The traditional FET has the two states (OFF, ON), and two FETs are required to produce 
four-state characteristics. Therefore, this QDC FET dramatically reduces FET count and power 
dissipation. Multi-state FETs are needed in multi-valued logic (MVL) that can reduce the 
number of gates and transistors in digital circuits [7]. 
 
Figure 1.3. ID-VG Characteristics of Quantum Dot Channel (QDC) FET 
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            The experimental ID-VG characteristics of silicon QDC FET fabricated on a crystal 
silicon substrate are shown in Figure 1.4 [8]. If the crystal silicon substrate is replaced by a 
poly-silicon substrate, the production cost can be dramatically reduced. But the electron 
mobility is also reduced. In order to compensate this disadvantage, the germanium quantum 
dots can be used for the transport channel of the FET.  The ID-VG characteristics of germanium 
QDC FET on a poly-silicon substrate are shown in Figure 1.5. The mobility appears as the 
slope of the current line of the ID-VG characteristics, and the germanium QDC FET on a poly-
silicon substrate in Figure 1.5 exhibits the mobility which is comparable to the silicon QDC 
FETs on a crystal silicon substrate in Figure 1.4. 
 
 
Figure 1.4. ID-VG Characteristics of Si QDC FET on Cristal Silicon Substrate  
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Figure 1.5. ID-VG Characteristics of Ge QDC FET on Poly-silicon Substrate  
 
1.3.2. QDC Nonvolatile Memories (NVMs) 
   The measured ID-VG characteristics of the germanium quantum dot floating gate 
nonvolatile memory [NVM] on a crystal silicon substrate are shown in Figure 1.6 [9].  The 
drain pulse of 4V, duration of 400µs and the gate pulse of 15V, duration of 100µs were applied 
simultaneously. In Figure 1.6, the labels B4, B5 and B6 correspond the drain voltages of 4, 5, 
and 6V before the pulse, and the labels A4, A5 and A6 correspond the drain voltages of 4, 5, 
and 6V after the pulse. The maximum threshold voltage shift ∆VTH was approximately 0.9V at 
the drain current of 246µA when VD was equal to 6V. On the other hand, the measured ID-VG 
characteristics of the silicon quantum dot nonvolatile memory [NVM] on a crystal silicon 
substrate are shown in Figure 1.7 [3]. The drain pulse of 30V for 50ms and the gate pulse of 
40V for 10ms were applied simultaneously. The maximum threshold voltage shift ∆VTH was 
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approximately 1.8V at 50µA when VD was equal to 2V. These distinctive long threshold 
voltage shifts prove that quantum dot channel nonvolatile memories exhibit multi-bit storage.  
  
Figure 1.6. ID-VG Characteristics of Ge QDC NVM on Crystal Silicon Substrate   
 
 
Figure 1.7. ID-VG Characteristics of Si QDC NVM on Crystal Silicon Substrate  
∆VTH=1.8V 
∆VTH=0.9V 
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 2.1 Fabrication Procedures 
   The fabrication of FETs and NVMs require intricate and time consuming procedures. 
In this section, seventeen major fabrication procedures are explained [1].  
 
2.1.1.1. Silicon Wafer Cleaning 
The organic and metallic contaminants were removed by the silicon wafer cleaning 
procedures details in Appendix 5C. 
 
2.1.1.2. Wet Oxidation  
    The wet oxidation furnace is shown in Figure 2.1. The purpose of the wet oxidation 
was to apply the silicon dioxide layer at the top of the silicon wafer. This silicon dioxide layer 
prevented the electron penetration during the phosphorus diffusion, and the thickness of the 
wet oxide layer was critical. If the wet oxide thickness was less than 1200Å, electrons could 
still penetrate through the wet oxide layer during the phosphorus diffusion. Therefore, the wet 
oxidation was conducted to obtain the optimal thickness of approximately 1250Å. But the time 
duration of the wet oxidation significantly depended on the room temperature, and it was not 
predictable. In order to achieve the optimal wet oxidation thickness, the wet oxidation required 
some steps, and the wet oxidation thickness was measured after each step to calculate the 
remaining time duration of the following step. The wet oxidation thickness varied among 
samples. The major factor of the thickness fluctuation was the uneven temperature distribution 
in the wet oxidation furnace. If the sample was placed further away from the heat center of the 
wet oxidation furnace, it received less heat. Therefore, the boat was placed at the heat center of 
the wet oxidation furnace to prevent the unevenness of the wet oxidation. The wet oxidation 
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thickness also varied in one sample. At the top of a sample, the temperature was higher than 
the bottom of the sample. Therefore, the oxidation thickness of the top of the sample was larger 
than the bottom of the sample. The wet oxidation diffusion boat is shown in Figure 2.2. 
 
 
Figure 2.1. Wet Oxidation Furnace                Figure 2.2. Wet Oxidation Diffusion Boat 
   
2.1.1.3. Source and Drain Fabrication using Mask 3  
  Source and drain windows were fabricated by the application of Mask 3. These two 
windows enabled donor electrons from the phosphorus pentoxide to be absorbed into the p-
type silicon substrate during the phosphorus diffusion. 
 
2.1.1.4. Phosphorus Diffusion   
  The phosphorus diffusion is the rapid thermal process to establish the n-type source 
and the n-type drain in the p-type silicon substrate. The phosphorus diffusion furnace is shown 
in Figure 2.3. During the phosphorus diffusion, the silicon dioxide layer on the silicon wafer 
prevented the donor electron penetration, and the source and drain windows enabled donor 
electrons to be absorbed into the p-type silicon substrate. The sample was placed at the entrance 
of the furnace for 2 minutes, at the center of the furnace for 5 minutes, and at the entrance of 
15 
 
the furnace for 2 minutes again. Therefore, It took the total time duration of 9 minutes to 
complete the entire phosphorus diffusion process. Two samples were placed next to the 
phosphorus pentoxide and are shown in Figure 2.4. 
 
 
Figure 2.3. Phosphorus Diffusion Furnace        Figure 2.4. Phusphorus Diffusion Boat 
 
2.1.1.5. Silicon Nitride Deposition   
             A 75Å thick silicon nitride layer was deposited on the sample using the Plasma 
Enhanced Chemical Vapor Deposition (PECVD) system at Harvard University, Center for 
Nanoscale Systems (CNS) or Yale Becton Engineering and Applied Science Center. The 
PECVD system at Harvard University is shown in Figure 2.5.   
 
 
Figure 2.5. PECVD System at Harvard             Figure 2.6. Dry Oxidation Furnace 
16 
 
2.1.1.6. Gate Opening using Mask 4 modified, Part 1  
The purpose of this procedure was to eliminate the 1250Å oxide layer and the 75 Å 
silicon nitride layer above the gate region to expose the gate region of the silicon wafer. 
 
2.1.1.7. Dry Oxidation   
   The dry oxidation furnace is shown in Figure 2.6. The purpose of the 250Å dry 
oxidation was to fabricate the 125Å depth well for two layers of silicon quantum dots. If the 
silicon is oxidized, its volume almost doubles. Therefore, the 125Å silicon layer was consumed 
to produce the 250Å silicon dioxide layer. When the 250Å silicon dioxide layer was eliminated 
in the next procedure, the 125Å depth well was successfully fabricat to accommodate two 
layers of 60Å  diameter silicon quantum dots. The dry oxidation timetable is shown in Table 
2.2. 
 
Quantum Dots Furnace Temperature Time 
Si Quantum Dots 750°C 10 minutes 
Ge Quantum Dots 350°C 10 minutes 
SiGe Quantum Dots 425°C 10 minutes 
 
Table 2.1. Anealing Time Table 
 
Oxide Thickness Furnsace Temperature Time 
20Å 800°C 1 minute 40 seconds 
40Å 800°C 3 minutes 50 seconds 
70Å 800°C 5 minutes 
250Å 900°C/1000°C 20 minutes/10 minutes 
 
Table  2.2. Dry Oxidation Time Table 
 
 
 
17 
 
2.1.1.8. Gate Opening using modified Mask 4  
The purpose of this procedure was to eliminate the 250Å oxide layer above the gate 
region to provide the space for two sets of 60Å diameter silicon quantum dots.  
 
2.1.1.9. Self-Assembly of Quantum Dots in Recessed Channel   
             The self-assembly consists of the following four steps: sonication, centrifugation, 
etching of quantum dots using dilute HF, self-assembly on p-doped semiconductor thin films 
or substrates. The self-assembly flow chart is shown in Figure 2.7. 
 
Figure 2.7. Self-Assembly Flow Chart 
 
A. Sonication 
1. 2.5g of silicon or germanium powder were placed inside of a ball milling jar, and it was 
left in nitrogen ambient overnight. 
2. The ball milling jar was moved to a shaker, and it was shaken for 5 hours to conduct the 
ball milling process. 
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3. The quantum dot powder was scrapped from the ball milling jar, and left in a glass via 
in glove box which has nitrogen.  
4. 75ml of Ethyl alcohol, 0.6 mg of Benzoyl peroxide for Germanium solution or 0.9 mg 
of Benzoyl peroxide for silicon solution and 1.2 mg of scraped silicon or Germanium 
powder were mixed together in a conical flask. 
5. The conical flask was placed in a sonicator, and sinicated for 2 days before using the 
solution. 
6. The pH should be maintained in the sonication. The pH is around 4.5-5 for silicon 
solution, and the pH is around 3.3-3.5 for Germanium solution. 
 
B. Centrifugation 
1. The germanium solution was taken in a centrifuging tube.  
2. The centrifuging tube was centrifuged at 3000 RPM, 6000 RPM, 9000 RPM and 13,000 
RPM for 30 Min each. 
3. Remove the top part of the solution carefully so that the settled impurities won’t mix in 
the solution again. 
4. For Etching of the solution, we take a new glass via and take 500µL of Germanium or 
Silicon Solution + 490µL of Ethyl Alcohol + 10 µL of HF (1/1000)*.   
C. Etching of Quantum Dots using dilute HF* 
1. 10 µl of BOE + 10mL of Ethyl alcohol. 
2. 30 µl of BOE from the above solution + 270 µl of Ethyl alcohol. 
This gives 1/1000 parts of HF. 
 
19 
 
Figure 2.8 and Equation 2.1 show the AFM measurements of two layers of silicon quantum 
dots and two layers of germanium quantum dots (see page 45 and page 46). 
 
Figure 2.8. AFM Measurement Results of Si (left) and Ge (right) Quantum Dot Diameters  
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D. Self-Assembly on p-doped Semiconductor thin Films or Substrates 
1. The petri dish was cleaned with methanol using the cotton swabs.  
2. The petri dish was dry by nitrogen gas.  
3. The quantum dot solution was taken in the petri dish. 
4. The sample was rinsed in DI water. 
5. The sample was rinsed in Methanol. 
6. The sample was dry by nitrogen gas. 
7. The sample was immersed in the quantum dot solution for 3 minutes. 
8.  Rinse the sample in Methanol. 
9.  The sample was dry by nitrogen gas. 
10.  Annealing was conducted on the sample.                             
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Annealing of Silicon Quantum Dot Layer: 
2.1.1.10A. Annealing the Silicon Quantum Dot Layer  
Quantum dot layers were annealed at 750ºC for 10 minutes in argon. The annealing 
timetable is shown in Table 2.1. 
2.1.1.11A. Dry Oxidation  
  After the first two layers of the silicon quantum dots were annealed, dry oxidation was 
conducted upon the second layer of the silicon quantum dots. Before the oxidation, the diameter 
of the silicon dot core was 4 nm, the thickness of the silicon dot cladding was 1 nm, and the 
total diameter of the silicon dot was 6 nm [1]. After the oxidation, the diameter of the silicon 
dot core shrinked to 3 nm, the thickness of the silicon dot cladding expanded to 2 nm, and the 
total diameter of the silicon dot was 7 nm.  
 
2.1.1.12B. Self-Assembly of Two Layers of Silicon Quantum Dots  
 Two more layers of Si quantum dots were self-assembled on the previous two layers 
of Si quantum dots of the QDG-QDC FET. This procedure is identical to 2.1.10A. 
 
Germanium Quantum Dot Layer: 
2.1.1.10B. Self-Assembly of Two Layers of Germanium Quantum Dots  
The sample was  immersed into the Germanium dot solution for 3 minutes.  
 
2.1.1.11B. Annealing the Germanium Quantum Dot Layer 
Quantum dot layers were annealed at 350ºC for 10 minutes in argon. The quantum dot 
annealing timetable is shown in Table 2.1. 
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2.1.1.12B. Hafnium Oxide Deposition  
  A hafnium oxide layer or HfAlO2 nanolaminate high-k dielectric layer was deposited 
on the second layer of the first set of the germanium quantum dot layer to form the gate tunnel 
oxide. 
2.1.1.13B. Self-Assembly of Two Layers of Germanium Quantum Dots 
Two more layers of Germanium quantum dots were self-assembled on the previous two 
layers of Germanium quantum dots for QDG-QDC FET. This procedure is identical to 2.1.10B. 
 
Source/Drain Ohmic Contact Hole Fabrication and Metallization 
2.1.1.14. Opening the Source and the Drain Contacts using Mask 5  
The purpose of Mask 5 was to establish the electrical connection between the metal 
and the source, also between the metal and the drain.  
 
2.1.1.15. Metallization  
  The 2000Å aluminum was deposited on the sample to establish source, drain and gate 
contacts using the high vacuum evaporator, Denton Vacuum DV-502. 
 
2.1.1.16. Metal Interconnects (Mask 6)  
The purpose of Mask 6 was to separate one layer of aluminum to isolate source, drain 
and gate contacts. The geometrical relationship between Mask 6, the source, the drain and the 
gate is shown in Figure 2.12 
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2.1.2. Processing using a set of four Masks 
  The quantum dot channel FET (QDCFET) was fabricated by the lithography involved 
in applications of a set of four Masks. They are Mask 3, Mask 4 or Mask 4 modified, Mask 5 
and Mask 6. Mask 3 was used to fabricate the source and the drain of the QDC FET. Mask 4 
was used to open the source contact holes and the drain contact holes and gates. Mask 4 
modified was used to open the gates. Mask 5 was used to open the source and the drain contact 
holes. Finally, Mask 6 was used to interconnect terminals of the source, the drain and the gate. 
The functions of these four masks are described as follows; 
 
2.1.2.1. Mask 3 (Source and Drain Mask) 
  One segment of Mask 3 is shown in Figure 2.9. The center two columns and ten rows 
of devices correspond the total number of twenty transistors. These transistors have distinct 
source and drain shapes and distinct source and drain gap. In order to establish source and drain 
of the transistor, Mask 3 specified windows for the source and the drain, and electrons 
penetrated through these windows during the phosphorus diffusion. 
  
 
Figure 2.9. Mask 3 
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Table 2.3. Contact Area between the Source and the Drain of Mask 3 (Units in µm) 
 
2.1.2.2. Mask 4 and modified Mask 4  
  Both Mask 4 and modified Mask 4 are shown in Figure 2.10. Mask 4 has both gate 
openings and source and drain openings, and is used to open the gates and the source and drain 
contacts. On the other hand, modified Mask 4 has only gate openings, and is used to only open 
the gates. The gate sizes of both Mask 4 and modified Mask 4 are shown in Table 2.4. Each 
transistor has a distinct gate shape which corresponds the peculiarity of each transistor. Because 
the gate of the seventh row, the right device does not have a square nor rectangular shape, it is 
enlarged, and shown in Figure 2.11.  
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  Mask 4 and modified Mask 4 were used for two times during the Buffered Oxide Etch 
(BOE) of the QDC FET and the QDG-QDC FET fabrications. First, two silicon dioxide layers, 
which were produced by the wet oxidation and the phosphorus diffusion, and one silicon nitride 
layer were etched by the application of Mask 4 or modified Mask 4. Second, the 250Å SiO2 
layer was etched by the application of Mask 4 or modified Mask 4 to make the trench for the 
quantum dot self-assembly. The application of Mask 4 and modified Mask 4 were extremely 
difficult if the Si3N4 layer had more than 75A thickness, and the sample surface had little 
contrast to distinguish between terminals and the substrate of the QDC FET or QDG-QDC FET 
transistors. In this case, the application of the Mask 4 and modified Mask 4 required the video 
camera equipment to increase the contrast of the sample surface.  The usage of the video camera 
equipment is described in Section 2.2.2 of this thesis.  
 
      
Figure 2.10. Mask 4 (left) and modified Mask 4 (right) 
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                        Left Device                                    Right Device 
Length Width Area Length Width Area 
60 60 3600 60 22 1320 
36 60 2160 36 22 792 
22 60 1320 22 22 484 
16 60 960 16 22 352 
14 60 840 14 22 308 
60 36 2160 60 16 960 
60 60 3600 60 22 1080* 
22 36 792 22 16 352 
16 36 576 16 16 256 
14 36 504 14 16 224 
 
Table 2.4. Gate Length, Width, and Area of Mask 4 (Units in µm) *not rectangular 
 
 
 
 
 
Figure 2.11. Gate Size of the Seventh Row, Right Device 
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2.1.2.3. Mask 5 
  Mask 5 was used for both fabricating contact holes for the source and the drain of the 
QDC FET. One segment of Mask 5 is shown in Figure 2.12. The purpose of Mask 5 was to 
eliminate 250 Å SiO2 and Si3N4 layers to establish the electrical connection between the metal 
and the source, also between the metal and the drain. Because a 75 Å layer of SiN is evenly 
applied on the whole sample after the phosphorus diffusion, the sample das little contrast to 
distinguish between terminals and the substrate of the QDC FET transistor again. Therefore, 
the application of the Mask 5 also required the video camera equipment to increase the contrast 
of the sample as Mask 4 modified. 
  After applying UV light for 30 seconds on sample, the UV light penetrated through the 
source and drain contact windows, and the pattern of Mask 5 was copied to the photoresist 
layer on the sample.  This UV exposed photoresist was developed by the 351 Developer to be 
eliminated. Finally, the SiO2 layer and the 75 Å Si3N4 layer above the sample were etched by 
the Buffered Oxide Etch (BOE) for 30 seconds. 
 
  
 
Figure 2.12: Mask 5 
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2.1.2.4. Mask 6 
  Mask 6 was applied after the completion of the metallization. Because a single layer 
of aluminum was coated on the source, the drain and the gate, these three terminals were 
connected together at this stage. Therefore, the purpose of Mask 6 was to divide one single 
layer of aluminum into three parts; the source, the drain and the gate. The geometrical 
relationship between Mask 4 and Mask 6 is shown in Figure 2.13. This Mask 6 has the common 
source and the common gate, and the separate drain as seen in Figure 2.13. Another type of 
Mask 6 is also available, and it has the separate source, the separate gate and the separate drain. 
This type of Mask 6 is called “Mask 4 modified.” After applying UV light for 30 seconds on 
sample, the UV light penetrated through the non-metalized part of the Mask 6 , and the pattern 
of Mask 6 was copied to the photoresist layer on the sample.  This UV exposed photoresist was 
developed by the 351 Developer to be eliminated. At this stage, aluminum areas between 
terminals were exposed to outside. Finally, these exposed aluminum areas were etched by the 
aluminum etchant to fabricate source, drain and gate terminals of transistors. In the next step, 
the sample was characterized using these separate terminals. 
  
 
Figure 2.13. Mask 6 and Geometrical Relationship with Other Masks            
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2.1.3. Mask Aligner 
The purpose of the mask aligner is to precisely align the position of the present mask to 
the previous mask image on the sample. The mask aliment procedures are summarized as 
follows; First, both the mask and the sample were brought into focus by adjusting the height 
adjustment knob for the lens. Second, the angle of the mask was adjusted by the angular 
adjustment knob for the mask to position the mask perfectly straight to the sample. Third, the 
sample was raised to minimize the gap between the top photoresist surface of the sample and 
the bottom chrome surface of the mask using the height adjustment dial for the sample. Fourth, 
the mask was perfectly aligned to the sample by angular adjustment knob for the sample. Fifth, 
the sample was perfectly aligned to the mask by adjusting angular, horizontal, and vertical 
adjustment dials for the sample. Finally, the UV light was projected on the mask. The 
adjustment knobs and dials are shown in Figure 2.14. 
                          
 
Figure 2.14. Mask Aligner Adjustment Knobs and Dials                              
Horizontal Adjustment 
Dial for Sample 
Vertical Adjustment 
Dial for Sample 
 
Angular Adjustment 
Dial for Sample 
Height Adjustment Dial for Sample 
Angular Adjustment Knob 
for Mask 
Horizontal & Vertical 
Adjustment Handle for Lens 
 
Height Adjustment Knob for Lens 
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2.1.4. High Vacuum Evaporator 
The metallization was conducted using the Denton Vacuum DV-502A high vacuum 
evaporator shown in Figure 2.16. For the preparation procedure, frozen nitrogen was poured 
into the nitrogen inlet of the Denton Vacuum DV-502A to reduce the pressure inside the bell 
jar, and this operation is shown in Figure 2.19. The rest of the metallization procedures are 
summarized as follows;  
 
Metallization Procedures (Valve Operations are shown in Table 2.5) 
1. Sample Insertion 
The sample was inserted into the sample holder, and placed under the bell. The sample 
holder under the bell jar is shown in Figure 2.17. Then the bell jar was lowered and closed. 
The top control switch was set to “Manual Mode”, and this switch position is shown in 
Figure 2.18. 
2. Vacuum the pressure in the bell jar using the mechanical pump. 
The pressure in the bell jar was decreased by the mechanical pump until the vacuum gauge 
indicated approximately 50 millitorr. 
3. Vacuum the pressure in the diffusion pump using the mechanical pump 
The pressure in the diffusion pump was decreased by the mechanical pump before the 
diffusion pump was used to decrease the pressure in the bell jar. 
4. Vacuum the pressure in the bell jar using the diffusion pump 
The pressure in the bell jar was decreased by the diffusion pump below 50 millitorr. In order 
to measure extremely low pressure very accurately, the range selector was used to measure 
low pressure in different ranges. The final pressure was 2x10-6 torr. 
30 
 
5. Metal Evaporation 
High current was applied to the melting pot inside the bell jar to heat the aluminum coil,      
which was eventually evaporated and accumulated on the surface of the sample. The 
aluminum coil in the melting pot is shown in Figure 2.20. The accumulation rate and the 
thickness of the aluminum layer were measured by Maxtek Thickness Monitor Model TM-
100, which is shown in Figure 2.20. The amount of the current flow was approximately 30-
40Å/sec. The final thickness of the aluminum layer was approximately 2000Å (200nm) 
6. Ventilation 
The pressure in the bell jar was increased to the atmosphere pressure using “AUTO VENT”.  
It required approximately 20 minutes to complete the ventilation operation. 
7. Sample Removal 
The bell jar was lifted up, and the sample holder was removed from the bell jar. Finally,  
a sample was removed from the sample holder. 
 Rough Valve Back Valve Hi-Vac Valve Vent Valve 
Step 2 ON OFF OFF OFF 
Step 3 OFF ON OFF OFF 
Step 4 OFF ON ON OFF 
Rest Position OFF ON OFF OFF 
                     
Table 2.5. Valve Operation Table for Denton Vacuum DV-502A 
 
                
 
Figure 2.15. System Schematic of Denton Vacuum DV-502A 
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           Figure 2.16. Denton Vacuum DV-502A          Figure 2.17. Sample Holder in Bell Jar 
 
           
 
  Figure 2.18. Control Switches                Figure 2.19. Frozen Nitrogen Pouring 
 
        
 
            Figure 2.20. Aluminum Coil in the Pot            Figure 2.21. Maxtek Thickness Monitor  
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2.1.5. Atomic Layer Deposition 
Figure 2.22 shows Cambridge Nanotech Savanna 200 and th controller used for this 
project. The atomic layer deposition (ALD) can provide exceedingly high conformality, and 
the aspect ratio ranges from 100 to 100,000 which is significantly higher than the chemical 
vapor deposition (CVD) which provides the aspect ratio ranges from 3 to 5. It can also provide 
excellent uniformity which is less than 1% over a 8 inch wafer. But the major disadvantage of 
the atomic layer deposition is the deposition rate ranges from 4Å to 6Å/minute. It is 
significantly lower than the chemical vapor deposition which can provide the deposition rate 
ranges from 100nm to 1,000nm/minute. Figure 2.23 shows the 26Å HfAlO2 nanolaminate high-
k dielectric combinational layer deposition for the QDG-QDC NVM gate dielectric. Table 2.6 
shows the computer program used for the deposition. Figure 2.24 shows the snazzy software 
interface used to control the process. 
 
Figure 2.22. Cambridge Nanotech Savanna 200  
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The program was executed twelve cycles to deposit the 26Å control dielectric. The 
reactants and the precursors are introduced concurrently in the regular chemical vapor 
deposition. But the reactants and the precursors are introduced in alternating pulses in the 
atomic layer deposition. First, water was pulsed into the reactor to form a monolayer. The 
fourth and eighth instructions correspond these procedures in Table 2.6. Second, the precursor 
was pulsed into the reactor to react with the first monolayer, and the first monolayer was 
consumed. The sixth and tenth instructions correspond these procedures in Table 2.6. These 
four chemical pulses are also indicated in Figure 2.24. The trimethylaluminum (TMA) and the 
tetrakis (dimethylamino) hafnium (TDMAH) were used for the precursors for aluminum oxide 
(Al2O3), and hafnium oxide (HfO2).  
  
Figure 2.23. 50Å Control Dielectric Deposition using Cambridge Nanotech Savanna 200 
QDG-QDC Nonvolatile Memory 
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 Instruction # Value  
0 Flow  20  
1 Heater 9 200  
2 Heater 8 150  
3 Stabilize 9   
4 Pulse 0 0.015 Water 
5 Wait  7  
6 Pulse 3 0.015 TMA (Al2O3 Precursor) 
7 Wait  7  
8 Pulse 0 0.015 Water 
9 Wait  7  
10 Pulse 1 0.3 TDMAH (HfO2 Precursor) 
11 Wait  10  
12 Goto 4 12  
13 Wait  10  
 
Table 2.6. ALD Computer Program for the 50Å Control Dielectric Deposition 
 
 
 
Figure 2.24. Snazzy Software Interface 
 
TMA 
TDMAH 
Water 
Water 
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2.1.6. Spectroscopic Ellipsometer 
  Woollam Spectroscopic Ellipsometer is shown in Figure 2.25. Ellipsometry measures 
a change in polarization as light reflected by or light transmit through a material structure.  The 
polarization change is represented as an amplitude ratio, ψ, and the phase difference, ∆. The 
measured response depends on optical properties and thickness of individual materials. 
Therefore, ellipsometry is primarily used to determine film thickness and optical constants. 
Data analysis procedures are stated as follows:  
1. After a sample is measured, a model is constructed to describe the sample. The model is 
used to calculate the predicted response from Fresnel’s equations which describe each 
material with thickness and optical constants. If these values are not known, an estimate 
is given for the purpose of the preliminary calculation.  
2. The calculated values are compared to experimental data. Any unknown material 
properties can then be varied to improve the match between experiment and calculation.  
3. Finding the best match between the model and the experiment is typically achieve through 
regression. The Mean Square Error (MSE)  is used to quantify the difference between 
curves. The unknown parameters are allowed to vary until the minimum MSE is reached. 
 
  Using Woollam Spectroscopic Ellipsometer, the indexes of refraction of HfAlO2 
nanolaminate high-k dielectric combinational layers with many different thickness were 
measured, and shown in Figure 2.26. The indexes of refraction are stable and the values are 
between 1.83 and 1.88 at the thickness between 200Å and 300Å. 
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Figure 2.25: Woollam Spectroscopic Ellipsometer 
 
Figure 2.26. Index of Refraction versus Laminate Thickness 
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2.2. Characterization 
2.2.1. FET Probing Station 
The Mitutoyo FS70 high power microscope is used widely for many inspection and 
quality assurance applications, and shown in Figure 2.27. The microscope is equipped with 
four objective lenses; M Plan Apo 2x, M Plan Apo 10x, M Plan Apo 20x and M Plan Apo 50x. 
The M Plan Apo 2x objective lens and the M Plan Apo 10x objective lens were often used for 
this project. This microscope has also a built-in video camera, which is cable of projecting an 
image on the computer screen. When a device is tested, source, drain and gate terminals are 
connected to three probes of HP16058-60003 personality board, which is connected to a PC 
computer to plot ID-VG and ID-VD characteristics. The three-probe connection is shown in 
Figure 2.28. 
 
 
 
 
Figure 2.27. Mitutoyo FS70         Figure 2.28. Three Probe Connection 
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2.2.2. Video Camera to facilitate Mask Alignment 
  One example of silicon nitride samples is shown in Figure 2.29. Because a 75 Å layer 
of Si3N4 is applied on the sample after the phosphorus diffusion, the sample has little contrast 
between terminals and the substrate of the QDC FET transistor. Therefore, the application of 
the Mask 4 is extremely difficult, and requires video camera equipment to enhance the contrast 
between the foreground and the background of the image. The Sony XC-77 monochrome 
machine vision camera module, the Diagnostic Instruments HR100-CMT high-resolution 
coupler, the Hitachi VM-906U video monitor were used for this purpose. The Sony XC-77 
monochrome machine vision camera module and the Diagnostic Instruments HR100-CMT 
high-resolution coupler are shown in Figure 2.30. The mask aligner with these video equipment 
is shown in Figure 2.31. The user can increase the contrast between the foreground and the 
background by adjusting the contrast adjustment of the monitor, and the images of the gate area 
of the device R4 is shown in Figure 2.32. The contrast enhancement is a must for applying 
Mask 4 and Mask 4 modified.  
 
  
 
Figure 2.29. Silicon Nitride Sample 
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Figure 2.30. Sony XC-77 Monochrome Machine Vision Camera Module                           
(Diagnostic Instruments HR100-CMT High Resolution Coupler attached) 
 
 
 
 
Figure 2.31. Video Camera Equipment attached to the Mask Aligner 
 
 
              
 
Figure 2.32. Gate Image projected on the Video Monitor  
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2.2.3. Thin-Film Thickness Measurements 
 
  The silicon oxide thickness is one of the most important factors which determine the 
performance of the QDC-QDG FFT. In order to determine the thickness of thin films 
accurately, the Filmetrics F20-VIS thin-film analyzer has played a vital role in all 
nanotechnology related projects at the University of Connecticut for past 15 years, and 
is shown in Figure 2.33. 
 
2.2.3.1. Film Refractive Index  
The electric magnetic field, which describes light traveling through a material at 
fixed time, is expressed as follows [3]; 
        
tCoefficien Extinctionk
Distancex
 LightofWavelengthλ
Index e RefractivFilmn
ConstantA
)1.2(e*x*
λ
2π
*ncos*AE
x*
λ
2π
*k
≡
≡
≡
≡
≡






=






−
 
  The refractive index ‘n’ is defined as the ratio of the speed of light in a vacuum to the 
speed of light in the material. The extinction coefficient ‘k’ is defined as a measure of how 
much light is absorbed in the material. Therefore, the film refractive index’n’ can be determined 
by measuring the spectral reflectance ‘R’ and using the following equation [5]; 
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2.2.3.2. Determination of Film Thickness  
  After the film refraction index n is determined, the next step is to determine the film 
thickness d using the following equation [3]; 
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From this equation, the following statements are concluded; 
1. The reflectance of a thin film varies periodically with the reciprocal of the wavelength [3]. 
2. If the film thickness d is increases, the spectral reflectance exhibits a greater number of 
oscillations over a given wavelength range [3]. 
3. If the film thickness d is decreases, the spectral reflectance exhibits a smaller number of 
oscillations over a given wavelength range [3].  
 
2.2.3.3.  Film Thickness Measurement  
  
  The procedures of film thickness measurements using Filmetrics F20-VIS are 
summarized as follows;  
1. In order to calibrate the instrument, the following two measurements are required. The first 
reference measurement was conducted when the reference sample was placed on the stage. 
Thus, the sample was perpendicular to the light beam. This setup is showed in Figure 2.34. 
The second dark measurement was conducted when the reference sample was held at an 
angle of 10º-80º to the light beam.  
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2. In order to measure the film thickness of a sample, a sample was placed on the stage, and 
the film thickness was measured. The measurement procedures are shown in Appendix 8, 
and  the measurement results are shown in Figure 2.35. The horizontal axis corresponds for 
the reflectance (%), and the vertical axis corresponds for the wavelength (nm). Actual 
measurement values and calculated values for the film reflectance (%) and the wavelength 
(nm) were displayed. The top line indicates the calculated values, and the bottom line 
indicates actual measured values. If the measurement was successful, the calculated values 
are very close to the measured values. Reflections are either in-phase or out-of-phase 
depends on the wavelength of the light and the thickness and properties of the layer. In 
Figure 2.35, the top portions correspond reflections in-phase, and bottom portions 
correspond reflections out-of-phase. If reflections are in-phase, the wavelength is expressed 
as follows; 
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Therefore, the layer thickness can be determined by solving Equation 2-1. The film 
thickness was calculated, and shown on the right side of the screen, and this particular 
sample had the thickness of 257.9Å. 
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Figure 2.33. Filmetrics F20-VIS                            Figure 2.34. Sample on the Filmetrics Stage 
 
 
 
 
Figure 2.35. Filmetrics F20-VIS Computer Display 
Calculated 
     Measured Values 
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2.2.4. Parametric Analyzer to measure I-V Characteristics 
  The conventional FET, QDC FET, QDG-QDC FET were tested for ID-VG and ID-VD 
characteristics using HP4145B in ITE 413. ID-VG and ID-VD characteristics were plotted using 
LabVIEW 8.5, and the measurement results were saved as data files in the computer. HP4145B 
is shown in Figure 2.36. 
 
Figure 2.36. HP4145B                              
  The QDG-QDC Nonvolatile Memories was tested in ITE325. The drain pulse and the 
gate pulse were simultaneously applied to the device using a pulse generator.  Before and after 
the pulses, ID-VG and ID-VD characteristics were measured using HP4156C to obtain the 
treshold shift of the device. HP4156C is shown in Figure 2.37. 
 
Figure 2.37. HP4156C   
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2.2.5. Atomic Force Microscopy (AFM)           
 AFM measurements were conducted using Asylum Research MFP-3D in Room 22 at 
Institute of Materials Science (IMS). Figure 3.38 shows the instrument, and Figure 3.39 shows 
the structure [5]. A laser beam impinges upon the back surface of the cantilever, and the 
reflected beam goes through the recollimation lens. It is reflected by the PD mirror, and 
impinges on the photodetector to convert the movement of the cantilever to the output voltage. 
 
 
 
 
 
 
 
Figure 2.38. Asylum Research MFP-3D              Figure 2.39. Structure of MFP-3D [5] 
 
There are two objectives to use MFP-3D; the verification of the dimensions of the FET 
and NVM cross-sectional views and the measurement of the diameters of silicon and 
germanium quantum dots. Figure 2.40 and Table 2.7 show the AFM measurement results of 
FET gate and drain region. Figure 2.8 shows the AFM measurement results of silicon and 
germanium quantum dot diameters. They are calculated as below, and the diameter of the 
silicon quantum dot was 6.5Å, and the diameter of the germanium quantum dot was 3.9Å.
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Figure 2.40. AFM Measurement Results of FET Gate and Drain Regions 
 
Test Number Results 
Test 1 1337Å 
Test 2 1348Å 
Test 3 1213Å 
Test 4 1197Å 
Test 5 1211Å 
Test 6 1215Å 
Test 7 1199Å 
 
Table 2.7. AFM Measurement Results of FET Gate and Drain Regions 
 
Figure 2.8. AFM Measurement Results of Si (left) and Ge (right) Quantum Dot Diameters 
Gate 
Source 
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CHAPTER 3 
 
QUANTUM DOT CHANNEL FIELD EFFECT TRANSISTORS 
THEORY AND DEVICE MODELING 
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3.1. MOS Introduction 
In this section, parameters for NMOS devices are discussed. These include work 
function (ΦpSi), surface potential (ΦS), flat band voltage (VFB). 
 
The work function ΦpSi is shown in Figure 3.1. 
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For Al-SiO2-pSi MOS device, the electron affinity is eV,15.4=χ  the energy bandgap is 
eV,1.1 ==− gvc EEE the Boltzman constant is ,/10*3806.1
23 KJk −=  the temperature 
is ,300KT = the acceptor concentration is ,1015=aN the intrinsic concentration is 
.10*1.5 10=in  
Therefore, the work function is substantially calculated as follows; 
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Figure 3.1. Surface-Induced Energy Band Diagram of p-type Semiconductor  
 
 
Χ=Electron Affinity Φ=Work Function 
Ec 
Ec 
Ev 
Ei 
EF 
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Surface Potential: ΦS 
The internal electrostatic potential inside the semiconductor is expressed as Φ(x) [1]. The 
potential Φ(x) is actually the function of a given point x which is the depth into the 
semiconductor. Therefore, the surface potential ΦS is the Φ(x) where x is equal to zero [1]. If 
the electrostatic potential Φ(x) increases, the band-bending occurs downward. The potential 
Φ(x), and the surface potential ΦS are expressed as follow [1];  
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Also, the relationship between the electrostatic potential Φ(x) and band-bending is shown in 
Figure 3.2 [5]. 
   
a. Electrostatic Potential: Φ                                    
                 
b. Band-Bending 
Figure 3.2. Relationship between the Electrical Potential Φ (a) and the Band-bending (b) 
                  Source: R. Pierret, Semiconductor Device Fundamentals. New York: Addison   
Wesley Longman, pp. 573, 1996. 
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Flat Band Voltage: VFB 
 The energy band diagram shows “Flat band” when no gate voltage was applied, and 
this phenomenon is compared with “Accumulation”, “Depletion” and “Inversion”, and showed 
in Figure 3.3 [1]. The flat band voltage is expressed as follows; 
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Figure 3.3.  Energy Band Diagram and Charge Density Plots for P-Type Device 
Source: R. Pierret, Semiconductor Device Fundamentals. New York: Addison                              
Wesley Longman, pp. 570, 1996. 
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3.2. Energy Band Diagram 
3.2.1. Quantum Simulations in QDC FETs 
An array of individually cladded quantum dots (e.g. SiOx-cladded Si and GeOx-Ge), 
results in a quantum dot superlattice (QDSL) when the barrier separation between dots is ~1 
nm [2].  Unlike Si-SiGe, GaAs-AlGaAs, InGaAs-InP, InGaN-GaN and other semiconductor 
superlattice where the band discontinuities (∆Ec and ∆Ev) are not very high, SiOx-Si and GeOx-
Ge QDSL exhibits very narrow energy mini-bands that are separated with the energy >0.2eV, 
which is much higher than in nanowires [2].  
  
Figure 3.4 shows the band structure of Si/SiO2 QDSL using 3-D Kronig-Penny Model, 
with inset showing expanded view of the 2nd mini-band [2].  Figure 3.5(a) shows the density of 
states (DOS) of Si/SiO2 QDSL with inset showing expanded view of the 8th mini-band [2].  The 
energy mini-bands, intra-band separations and mini-band energy widths for Si and Ge QDs are 
shown in Figure 3.5(b) using 1-D Kronig-Penny model [2]. The parameters used are shown in 
Table 3.1 [2]. Here, electron affinity is χ , energy band gap is Eg, electron and hole effective 
masses are me and mh, and dielectric constant is εr [2]. 
  
Figure 3.4. Band Structure of Si–SiO2 Quantum Dot Superlattice (QDSL) obtained using the 
3D Kronig–Penny Model; inset shows expanded view of second mini-band [2 
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Figure 3.5(a). Density of States (DOS) of Si–SiO2 QDSL obtained using the 3D Kronig–
Penny Model; inset shows expanded view of eighth mini-band [2] 
 
 
 
  
Figure 3.5(b). Schematic Representation of Energy Mini-band Location, Separation, and Width 
for Si–SiO2 QDSL [2] 
 
 
 
 
Table 3.1. Parameters used to compute SiOx–Si QDSL Parameters [2] 
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After the band structure of QDSL is computed, we calculate the 2-dimnsional electron 
distribution in the coupled quantum dot layers representing the transport channel (treating them 
as quantum wells) by solving the 1-D Poisson’s and Schrödinger's [Equation 3.7 and Equation 
3.9] self-consistently [3,4,5]. Here, ϕ is the electrostatic potential, nQM is the 2D electron gas in 
the quantum well, n and are the 3D electron and hole concentrations, and ND+ and NA- are the 
ionized donor and acceptor concentrations.   The 2-D contribution is given by Equation 3.8, 
where EF is the Fermi level, En and ψn define the eigen energy and wavefunction of bound 
states, and Θ  defines the Heaviside Step function.  En and ψn 
are determined by the Schrödinger's Equation 3.9. 
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Here, V is determined by the band offsets at the well-barrier interface and electrostatic     
potential. Figure 3.6(a) and Figure 3.6(b) show the simulation of electron wavefunction in 
GeOx-Ge quantum dot superlattice (QDSL) transport QDC channel at gate voltages of -1.3 and 
-0.3V, respectively. The voltage range can be adjusted by varying the work function used. The 
parameters are shown in Table 3.2. 
 
HfO2 0.0000 2.4 (calc) 5.3-5.7 0.22 0.15 20.0 0.0e00  0.0e00 
Al2O3 0.0000 1.95 6.95 0.2 0.25 9.34 0.0e00  0.0e00 
 
Table 3.2. Parameters used for HfAlO2 gate oxide (average) 
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Figure 3.6(a). Electron wavefunction at 
VG= -1.3 V in floating gate 
Figure 3.6(b). Electron wavefunction at 
VG= -0.3 V in floating gate  
 
As the gate voltage is increased from -1.3V to -0.3V, the magnitude of charge in floating gate 
increases 
 
Layer Thick(um) Chi(eV) Eg(eV) me mh er Nd Na 
1. HfAlO2 0.0020  2.2 6.13 0.21 0.20 14.7 0.0e00  0.0e00  
2. GeOX 0.0010  2.25 5.70 0.16 0.16 4.4 0.0e00  0.0e00  
3. Ge – QD  1 0.0030  4.55  0.67  0.08 0.28  16.0  0.0e00  0.0e00  
4. GeOX 0.0020  2.25 5.70 0.16 0.16 4.4 0.0e00  0.0e00  
5. Ge – QD  2 0.0030  4.55  0.67  0.08 0.28  16.0  0.0e00  0.0e00  
6. GeOX 0.0020  2.25 5.70 0.16 0.16 4.4 0.0e00  0.0e00  
7. Si 0.1000  4.15  1.12  0.19  0.49  11.9  0.0e00  1.0e16 
 
Table 3.3. Parameters for GeOx-Ge quantum dot channel FET  
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3.2.2. Energy Band Diagram across the Channel and the Gate 
 
In this section, the energy band diagrams are shown along the channel (x) and the gate 
(y). First, the diagram is shown across the source and the drain which is shown by the horizontal 
arrow in Figure 3.7. Second, the diagram is shown across the gate which is shown by the 
vertical arrow in Figure 3.7. 
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SiO2 SiO2
SiO2
Si N2
SiO2
SiN 2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN 2
SiO2
SiO2
SiN 2
SiO2
Gate Contact
Source Contact Drain Contact
 
Figure 3.7. Two Cross Sections across the QDC-QDG FET 
      The relationship between the VD and positions of mini-bands was sequentially shown 
in Figure 3.8 [3]. In Figure 3.8 (a), there is no VD, and none of the mini-bands are under the 
Fermi level. In Figure 3.8 (b), if VD is applied, and the first mini-bands are under the Fermi 
level. Thus, electrons are able to be transferred to above the first mini-band. In Figure 3.8 (c), 
additional VD is applied, and the second mini-bands are under the Fermi level. Thus, electrons 
are able to be transferred to above the second mini-band. In Figure 3.8 (d), additional VD is 
applied, and the third mini-bands are under the Fermi level. Thus, electrons are able to be 
transferred to above the third mini-band. Therefore, electrons move above the next mini-band 
if VD increases. The relationship between the VG and positions of mini-bands is shown in Figure 
3.9. if VG is applied, and the first mini-band in the second well is under the first mini-band in 
the first well. Thus, electrons are able to be transferred from the first mini-band in the first well 
to the first mini-band in the second well. 
Cross Section across the Gate Cross Section across the Channel 
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Figure 3.8. Energy Band Diagram across the Channel 
 
 
 
 
Figure 3.9. Energy Band Diagram across the Gate 
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3.3.Nonvolatile Memory Model 
 During the write operation of the memory, a gate voltage pulse and a drain voltage 
pulse are applied simultaneously to transfer charge from the inversion channel to the Ge 
quantum dot layers at the floating gate. The charge in the floating gate shifts the threshold 
voltage once the ‘Write’ operation is carried out.  The threshold voltage (VTH ) of a quantum 
dot floating gate nonvolatile memory, VTH-QDNVM is dependent on the amount of charge present 
in the QD floating gate, and expressed as Equation 3.10 [6-12]. 
                                                   )10.3(                                    THTHQDNVMTH VVV ∆+=−  
The threshold voltage shift (∆VTH), which is due to the charges present in the QDs, is expressed 
as Equation 3.11 [9]. C is the capacitance between the control gate and the QD floating gate. 
( )11.3                                      
)(
C
Adttj
C
QV
wt
o
TH
∫
==∆  
Here, j(t) is the current per unit area flowing during the charging time (tw) of the QD floating 
gate while performing the write or program operation, and expressed as Equation 3.12.  
                                                    ( )12.3                )( dWQDdot PNnqtj →∗∗∗=                                        
Here, q is the charge of the electron, ndot is the number of electrons per dot (bound as well as 
the electrons trapped at the QDs interface), NQD is the density of QDs, and Pw→d is the tunneling 
rate of carriers from the channel (QDSL treated as quantum well) to the quantum dots. The 
tunneling transition rate of electrons from the QDSL channel to the floating gate quantum dots 
can be expressed in the transfer Hamiltonian form as Equation 3.13 [13,14]. 
                             ( ) ( ) ( )13.3          4
,
2
wddw
dw
wwddw EEffHHP −−−= ∑→ δψψpi
h
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ψw and ψd are the wave functions for the QDSL. fw and fd are the Fermi functions for the 
occupation probability of states in the quantum well and quantum dot. The total Hamiltonian, 
H can be expressed as Equation 3.14. 
                                               ( ) ( ) ( )14.3                 rVzV
*2 d
2
2
++∇−= w
m
H h   
The electron distribution in an inversion channel/QDSL well can be calculated by solving the 
1-D Schrödinger’s and the Poisson’s equations self-consistently, and expressed as Equation 
3.15 [15]. 
                                               ( ) ( )15.3                  0V-E
*m
1
2 n
2
=Ψ+




 Ψ∇∇ ⋅ wwh  
m∗ is the effective mass of the electron, ψw and En define the bound states, and V is determined 
by the band offsets at the interfaces in combination with the electrostatic potential. 
 
                                          ( ) ( ) ( )16.3             pNNnnq ADQM −+−+=∇∇ −+⋅ φε     
ε is the permittivity of Si, ϕ is the electrostatic potential, q is the charge of the electron, nQM is 
the electron gas in the inversion channel, n and p are the 3-D electron and hole concentrations, 
+
DN  and 
−
AN  are the ionized donor and acceptor concentrations. 
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3.4. Quantum Simulation  
The electron distribution in a transport channel/quantum well is calculated by 
solving the 1-D Schrödinger’s and the Poisson’s equations self-consistently [16]. In 
this simulation, the gate dielectric thickness of 50Å, and the control dielectric thickness 
of 20Å are used [16]. Table 3.4 shows the parameters used for the simulation of device 
characteristics for the QDC NVM, and Table 3.5 shows the parameters used for the 
simulation of the Ge QDC NVM with HfAlO2 combinational layers [16]. Figure 3.10 
shows the simulation of charge transfer to Ge QDs, ‘Writing’ bit ‘1’, and a part of 
electrons is migrated from the inversion channel to the lower Ge QD layer of the 
floating gate [16]. Figure 3.11 shows the charge density in the transport channel, and 
the plateau part of the charge density line indicates that there is onset of tunneling from 
the transport channel to the floating gate [16].  
 
Figure 3.10. Electron Wavefunctions in Quantum Dot Layers 
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Figure 3.11. Charge Density in the Inversion Channel 
Circle shows onset of tunneling from the inversion layer (formed in the QDC transport 
channel) to the floating gate. 
 
Parameter Unit Value Note 
W µm 60  
L µm 60  
v1 cm2/V-s 80 State 1 
v2 cm2/V-s 96 State 2 (1.2 x v1) 
ɛeff  3.9 Silicon 
ɛ0 F/cm 8.854× 10-14  
t cm 1.2× 10-6  
Cox F/cm2 8.854× 10-7  
 
Table 3.4. Parameters used for the Simulation of Device Characteristics for QDC NVM  
Layer Thickness (µm) χ (eV) Eg (eV) me mh er 
HfAlO2 0.002  3  0.12 7.15 0.10 0.20 17.0  
GeOx  0.0010  2.25 5.70 0.16 0.16 12.0  
  GeQD 0.0040  4.55 0.67  0.08 0.28 16.0  
GeOx 0.0020  2.25 5.70 0.16 0.16 12.0  
GeQD 0.0040  4.55 0.67  0.08 0.28 16.0  
GeOx 0.0010  2.25 5.70 0.16 0.16 12.0  
HfAlO2 0.005 3.12 7.15 0.10 0.20 17.0  
GeOx  0.0010  2.25 5.70 0.16 0.16 12.0  
GeQD 0.0040  4.55 0.67  0.08 0.28 16.0  
GeOx 0.0020  2.25 5.70 0.16 0.16 12.0  
GeQD 0.0040  4.55 0.67  0.08 0.28 16.0  
GeOx 0.0010  2.25 5.70 0.16 0.16 12.0  
p-Si(1.0e16) 0.5000 4.15 1.12 0.19 0.49 11.9 
 
Table 3.5. Parameters used for the Simulation of Ge QDC NVM with HfAlO2 Layers 
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4.1. Multistate ID-VG Characteristics 
             This section describes quantum simulations, empirical I-V models for multiple energy 
mini-bands. Quantum simulations of Ge QDC FET (Figure 1.2a) have been carried out. Figure 
4.1 shows the charge density in QDC transport channel as a function of VG (or Fermi level) [1]. 
If VG (or Fermi level) increases, the charge density in the mini-band increases and saturates. If 
VG (or Fermi level) increases more, the charge density in the next mini-band also increases and 
saturates. Thus, the quantum transport model explains the participation of various mini-energy 
bands resulting in step like characteristics. Figure 4.2 shows ID-VD characteristics at different 
VG [1]. The drain current ID in a QDC FET depends on the number of conducting energy mini-
bands, which depends on the magnitude of VGS and VDS [1]. Higher mini-bands participate as 
VG and VD increase. Table 4.4 shows the parameters used for these simulations [1]. 
 
 
Figure 4.1. Charge Density in QDC Transport Channel as a function of VG (or Fermi Level)  
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Figure 4.2. ID-VD Characteristics at different VG 
 
 
Layer Thickness (µm) Ӽ (eV) Eg (eV) me mh εr Nd (cm-3) Na (cm-3) 
1 ZnMgSSe 0.0020 2.05 4.0 0.16 0.50 8.5 0.0 0.0 
2 GeOx 0.0010 2.25 5.70 0.16 0.16 4.4 0.0 0.0 
3 Ge QD1 0.0030 4.55 0.67 0.08 0.28 16.0 0.0 0.0 
4 GeOx 0.0020 2.25 5.70 0.16 0.16 4.4 0.0 0.0 
5 Ge QD2 0.0030 4.55 0.67 0.08 0.28 16.0 0.0 0.0 
6 GeOx 0.0020 2.25 5.70 0.16 0.16 4.4 0.0 0.0 
7 Ge QD3 0.0050 4.55 0.67 0.08 0.28 16.0 0.0 0.0 
8 GeOx 0.0010 2.25 5.70 0.16 0.16 4.4 0.0 0.0 
9 ZnMgSSe 0.0050 2.05 4.00 0.16 0.50 8.5 0.0 0.0 
10 Si 0.1000 4.15 1.12 0.19 0.49 11.9 0.0 1.0 x 1015 
 
Table 4.1. Simulation Parameters for Multistate I-V Characteristics 
 
4.2. Quantum Simulation of Current Transport in QDC 
4.2.1. Simulation Tools 
4.2.1.1. Empirical Equation for ID-VD Characteristics 
             The following two published empirical equations were converted to the VisSim block 
diagrams to simulate the ID-VD and ID-VG characteristics of QDC and QDG-QDC FETs [2]; 
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VG=0.2V 
VG=0.3V 
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4.2.1.2. VisSim Simulation 
    The following four major steps were taken to obtain the ID-VG and ID-VD characteristics 
of QDG-QDC FET fabricated in 2012. First, the ID-VD characteristics were obtained from the 
fundamental empirical equations 1 and 2, and the VisSim program is shown in Figure 4.3. This 
particular VisSim program was simulated for VG of 2V. Second, the VisSim program was 
simulated with different VG voltages until it covers the entire VG range for the ID-VG 
characteristics. Figure 4.13 shows the results of this procedure, and VG covers from -1V to 2V.  
The two-dimensional presentation of Figure 4.13 is shown in Figure 4.14. Third, the ID-VG 
characteristics were derived from Figure 4.13 by swapping the VG axis and the VD axis by using 
the “Switch Row/Colum” function of the Excel program, and Figure 4.15 shows the results of 
this procedure. Please note that Figure 4.13 and Figure 4.15 contain the exactly identical data. 
But Figure 4.13 has the VD for the horizontal axis, and Figure 4.15 has the VG for the horizontal 
axis. The two-dimensional presentation of Figure 4.15 is shown in Figure 4.16. The 
characteristics of the VD equal to 1.5V and 0.5V were extracted from Figure 4.16, and shown 
in Figure 4.17. 
 
Figure  4.3. ID-VD VisSim Simulation of QDG-QDC FET, VG=2V  
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4.2.1.3. Current Jump Factor 
             The idea of the current jump factor was originated from the first QDG-QDC FET in 
2009. The ID-VG characteristics are shown in Figure 4.4, and the first current peak B-1 had very 
peculiar current jump characteristics [3]. The current jump factor is defined as follows; 
           ( ) )3.4(511.0
 1010126.1
10178.5
 
 2009 6
6
≅
×
×
==
−
−
CurrentDrain
CurrentJumpFactorJumpCurrent        
 
Figure 4.4. Design of Jump Characteristic 
 
 
Drain Current = 1.0126x10-6A 
Jump Current = 5.178x10-6A 
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4.2.2 Four State Simulation: QDG-QDC FET in 2009 
4.2.2.1. Parameters 
The parameters for the simulation are stated as follows; 
( )
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cmF.ε
ε
sVcmν.ν
sVcmν.ν
sVcmν
µmL
µmµmW
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68
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0
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10211021
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Dot   QuantumSilicon     12
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4.2.2.2. Width* 
    The right side 6th device (R6) of the Yale mask was used to fabricate this device. The 
W/L ratio was 50/4. But this W/L ratio was modified to 0.544/4 to produce the equivalent drain 
current flow.  
 
4.2.2.3. Capacitance  
The capacitance of the oxide layer was determined using the following equation; 
            
( ) ( )4.4              F/cm10*8.854
10*120
10*  8.854*12
t
e*eC 278
14
0eff
ox
−
−
−
===  
 
4.2.2.4. Threshold Voltage 
    The actual measurement of ID-VG characteristics are shown in Figure 4.5, and the 
current peak information is shown in Table 4.2 to determine threshold voltages.   
70 
 
 
 
Figure 4.5. Threshold Voltage for Three State Simulation  
 
 
 
Current Label ID (µA) VD (V) VG (V) VTH (V) 
IA1 11.88 1  1.7  1.7  
IB1 15.304 1.5  1.6  1.6 
IB2 23.26   1.5  2.15  2.15 
 
Table 4.2. Peak ID Curren Information  of QDG-QDC FET (2009) 
 
 
 
 
 
 
 
 
State 3 
A1 
B1 
State 1 
State 2 
VD=0.5V 
VD=1.5V 
State 4 
B2 
ID 
VG 
VD=1V 
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Figure 4.6. 3-D  ID-VD Simulation  Figure 4.7. 2-D  ID-VD Simulation  
 
  
 
 
Figure 4.8. 3-D ID-VG Simulation   Figure 4.9. 2-D ID-VG Simulation  
VD=1V 
VD=0.75V 
VD=1.5V 
VD=0.75
VD=1V 
ID ID 
ID 
ID 
VD 
VD 
VG 
VG 
VD 
VG 
VD=1.5V 
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Figure 4.10. Actual Measurement and Simulation  
 
4.2.2.5.  Actual Measurement and Simulation 
            When VD voltages are equal to 0.5 volts, 1 volt and 1.5 volts, the actual measurements 
and the simulations of ID-VG characteristics are two-dimensionally shown in Figure 4.10. When 
VD is 1.5 volts, the simulation is very close to the actual measurement before the major current 
peak. Right after the major current peak, the actual measurement once decreased, and then 
increased exceeding the simulation to form the second current peak without the current jump 
characteristics. 
Actual Measurement: VD=1V 
Simulation: VD=1V 
VG 
ID 
Simulation: VD=1.5V 
Actual Measurement: VD=1.5V 
Actual Measurement: VD=0.5V 
Simulation: VD=0.5V 
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4.2.3. Four State Simulation: QDG-QDC FET in 2012 
4.2.3.1. Parameters 
The parameters for the simulation are stated as follows; 
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68
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4.2.3.2. Width* 
The actual width of the Yale mask was 60µm as shown in Table 2.4. But it was 
expanded to 220µm to match two current peak values for both actual measurement and 
simulation when VD was equal to 1.5 volts, and VG was equal to 0.55 volts. 
 
4.2.3.3. Capacitance  
The capacitance of the oxide layer was determined using the following equation; 
( ) ( )4.4              F/cm10*8.854
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4.2.3.4. Threshold Voltagea 
 The actual measurement of ID-VG characteristics are shown in Figure 4.11 and Figure 
4.12 in order to determine threshold voltages.  Because a minor current peak (B1) was found 
at VG was equal to -0.45 V, there were three peaks when VD was equal to 1.5V.  
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Figure 4.11. Threshold Voltage for Three State Simulation 1 
 
 
Figure 4.12. Threshold Voltage for Three State Simulation 2 
 
Current Label ID (µA) VD (V) VG (V) VTH (V) 
IA1 16.555 0.5  0.20 V 0.20 V 
IB1 2.0835 1.5  -0.45 V -0.45 V 
IB2 13.745   1.5  -0.20 V -0.20 V 
IB3 140.80 1.5  0.55 V 0.55 V 
Table 4.3. Peak ID Current Information of QDG-QDC FET (2012) 
B2 
State 1 
State 2 
VD=0.5V 
VD=1.5V 
State 3 
State 4 
B3 
A1 
VD=1.5V 
VD=0.5V 
B2 
B1 
ID 
VG 
ID 
VG 
State 1 
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Fig 4.13. 3-D ID-VD Simulation  Figure 4.14. 2-D ID-VD Simulation  
 
 
 
 
Figure 4.15. 3-D ID-VG Simulation  Figure 4.16. 2-D ID-VG Simulation  
VD=0.5V 
ID 
ID 
ID ID 
VD 
VD 
VG 
VG 
V
 
VG 
VD=1.5V 
VD=0.5V 
 
VD=1.5V 
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Figure 4.17. Actual Measurement and Simulation  
 
4.2.3.5. Actual Measurement and Simulation 
            When VD voltages are equal to 0.5 volts and 1.5 volts, the actual measurements and the 
simulations of ID-VG characteristics are two-dimensionally shown in Figure 4.17. When VD is 
1.5 volts, the simulation is very close to the actual measurement before the major current peak. 
After the major current peak, the actual measurement has the shape of concave down. But the 
simulation is keeping on increasing, and has the shape of concave up. 
VG 
ID 
Simulation: VD=1.5V 
Actual Measurement: VD=1.5V 
Actual Measurement: VD=0.5V 
Simulation: VD=0.5V 
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4.2.4 Three State Simulation: QDC FET in 2014    
4.2.4.1. Parameter 
The parameters for the simulation are stated as follows; 
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cmF.ε
ε
sVcmν.ν
sVcmν
µmL
µmµmW
eff
68
14
0
112
12
112
1
10211021
/108548
Dot   QuantumSilicon     12
2  State  9621
1  State  80
 18
*30   36.4
−−
−
−−
−−
×=×=
×=
=
=×=
=
=
=
 
4.2.4.2. Width* 
    The actual width of the sensor mask was 30µm. But the width was reduced to 4.36µm 
to match two current peak values for Simulation 1, and the width was reduced to 1.90µm to 
match two current peak values for Simulation 2. 
 
4.2.4.3. Capacitance  
    The capacitance for the oxide layer was determined using the following equation which 
includes the permittivity of the silicon quantum dots, the permittivity of the free space, and the 
thickness of two silicon quantum dot layers.  
( ) ( )4.4              F/cm10*8.854
10*120
10*  8.854*12
t
e*eC 278
14
0eff
ox
−
−
−
===  
4.2.4.4. Threshold Voltage 
    The actual measurement of ID-VG characteristics are shown in Figure 4.18, Figure 4.19, 
and Figure 4.20 in order to determine threshold voltages.   
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Figure 4.18. Current Peaks for QDC FET (2014) 
 
Peak Label ID (µA) VD (V) VG (V) VTH (V) 
IA1 1.095 0.50  0.55 V 0.55 V 
IA2 13.64 0.50 1.60V 1.60 V 
IB1 1.1815   0.75  -0.85 V -0.85 V 
IB2 15.125 0.75 1.55 V 1.55 V 
IC1 1.0725 1.00 -1.65 -1.65 
IC2 11.075 1.00 -0.10 V -0.10 V 
ID1 11.53 1.25  -1.00 V -1.00 V 
 
Table 4.4. Peak ID Current Information of QDC FET (2014) 
IC1 
VD=0.75V IB1 
IA1 
VD=0.50V 
VD=1V 
VD=1.25V 
ID1 IC2 
IB2 
IA2 
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Figure 4.19. Current Peaks for QDC FET (2014) 
 
 
Figure 4.20. Current Peaks for QDC FET (2014) 
IC1 
IC1 
IA1 
IB1 
IA1 IB1 
IC2 
ID1 
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Figure 4.21. 3-D ID-VD Simulation  Figure 4.22. 2-D ID-VD Simulation  
 
 
 
 
Figure 4.23. 3-D ID-VG Simulation  Figure 4.24. 2-D ID-VG Simulation  
VD=0.5 V 
VD=1.25 V 
VD=1 V 
VD 
ID 
VD=0.75 V 
ID 
ID 
ID 
VD 
VG 
VG VD 
VG 
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Figure 4.25. Actual Measurement and Simulation of ID-VG Characteristics  
 
 4.2.4.5. Actual Measurement and Simulation   
            When VD was equal to 0.5, 0.75, 1 and 1.25 volts, the actual measurements and 
simulations of the ID-VG characteristics are shown in Figure 4.25. When the VD voltages were 
0.5 volts and 0.75 volts, actual measurements and simulation results were fairly close. When 
the VD voltages were 1 volt and 1.25 volts, actual measurements and simulation results were 
totally different. These two groups were independent, and showed totally different ID-VG 
characteristics. 
Actual Measurement VD=0.5V 
Simulation VD=1.25V 
Simulation VD=1V 
Simulation VD=0.75V 
Simulation VD=0.5V 
ID 
VG 
Actual Measurement VD=1.25V 
Actual Measurement VD=1V 
Actual Measurement VD=0.75V 
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Figure 4.26. Actual Measurement and Simulation of ID-VG Characteristics 
 
            In order to closely investigate the difference between the actual measurements and 
simulation results when the VD voltages are 0.5 volts and 0.75 volts, these two current lines 
were extracted from Figure 4.25, and are shown in Figure 4.26. Just before the major current 
peaks, the actual measurement lines and simulation lines have huge leaps. But the actual 
measurement lines are concave up, and the simulation lines are almost straight. On the other 
hand, just after the major current peaks, the actual measurement lines are concave down, and 
the simulation lines are concave up. 
 
Actual Measurement: VD=0.5V 
Actual Measurement: VD=0.75V 
ID 
VG 
Simulation: VD=0.5V 
Simulation: VD=0.75V 
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4.2.5. Conclusion 
    For QDG-QDC FET in 2009 and QDG-QDC FET in 2012, their characteristics were 
considered as the four state (OFF, ‘I1’, ‘I2’, ON) as Section 2.3.3 of this thesis. For QDC FET 
in 2014, the the actual measurement of ID-VG and the simulation of two empirical current 
equations are shown in Figure 4.23, and both plots show a distinct current peak when the VD 
voltage was equal to 0.5 volts and 0.75 volts. A current peak of 13.6µA was observed at the 
VG voltages of 1.60 volts when the VD voltage was equal to 0.5 volts. On the other hand, a 
current peak of 15.1µA was observed at the VG voltages of 1.55 volts when the VD voltage was 
equal to 0.75 volts. These two ID current peak differentiated the first state and the second state, 
and the current saturation state was considered as the third state. Therefore, the characteristics 
of this QDC FET in 2014 were considered as the three state (OFF, ‘I1’, ON). The multi-state 
FETs have advantages over the conventional FETs. For example, multi-state FETs are used for 
the multi-valued logic (MVL) in order to reduce the number of gates and transistors [4]. 
Therefore, they can reduce power dissipation in digital circuits. 
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4.3. Kronig and Penney Model for Quantum Dot Superlattice 
 We have used the Kronig and Pennney model to simulate a 3-dimentional cladded 
quantum dot array. As in bulk semiconductors, the Kronig and Penney model gives formation 
of energy mini-bands in a 3-dementional quantum dot superlattice (QDSL). We see formation 
of energy mini-bands in conduction and valence bands. In the quantum dot superlattice 
(QDSL), decreasing the barrier thickness and introducing more wells lead to the creation of a 
continuous band of states called the energy mini-band [5]. The Kronig and Penney model was 
used to determine locations and widths of the energy mini-bands, and the equation is expressed 
as follows [3,6];  
           ( ) ( )4.5                                             a)*cos(ka)*cos(β*b*αcosh
a*β
a)*sin(β
*P =+  
The simulation parameters are defined as follows; 
   
V4.3 DepthWellV
19.0Well in  Mass EffectiveElectronm
3.0 Barrierin  Mass EffectiveElectronm
kg10459.10938215 Electronof Rest Massm
s-J1070545717264.1Constant s Plank'Reducedh
C1056021765653.1Charge alFundanmentq
rad 91415926535.3πPi
000,10i0 ;VariableSimulationi
0
W
B
31
0
34
19
=≡
=≡
=≡
×=≡
×=≡
×=≡
=≡
<<≡
−
−
−
 
The VisSim program for the simulation parameters is shown in Figure 4.27. 
 
Figure 4.27. Simulation Parameters  
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4.3.1.  Variables 
Five variables in the VisSim computer program are stated as follows; 
1. Simulation Variable: k*a 
2. Electron Energy: E 
3. Electron Momentum: P 
4. Wave Amplitude Parameter of the Barrier: α 
5. Wave Amplitude Parameter of the Well: β 
 
The definitions for these five variables are stated as follows; 
            
( )
( ) ( )
( ) ( )
( )
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kg10*1095.9 Electronof Rest Massmo
  Js10*05458.1Constant s Planck'Reducedh
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2
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
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
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4.3.1.1. Simulation Variable: k*a 
 The electron energy, the electron momentum, the wave amplitude parameter of the 
barrier, and the wave amplitude parameter of the well were simulated using the simulation 
variable for the horizontal axis. The simulation variable is defined as follows; 
(4.11) π*3a*kπ*3-    10,000i0     
10,000
i
*π*6π*3*k
eter  Dot DiamQuantuma
Number     Wavek
≤≤≤≤+−=
≡
≡
a
 
The VisSim program for the simulation horizontal variable is shown in Figure 4.28. 
 
 
Figure 4.28. Simulation Variable: k*a 
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4.3.1.2. Total Energy of Electron: E 
The total energy of the electron, E is expressed as follows; 
           
( ) ( )
                       
          10*1.60218 Charge lFundamentaq
kg10*9.1095  Electronof Rest Massmo
  0.19Well in  Mass EffectiveElectronmW
10*4ter Dot DiameQuantuma
s/radian*J10*1.05457Constant  Planck Reducedh
1000
π*i*6
π*3x
4.7                  
q*mo*mW*a*2
a*k*h
 Electron theof Energy TotalE
19-
31-
9-
34-
2
22
C
m
=≡
=≡
=≡
=≡
=≡
+−=
=≡
 
The simulation for the total energy of the electron, E is shown in Figure 29. 
 
 
Figure 29. Total Energy of the Electron (E) 
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4.3.1.3. Electron Momentum: P  
Define the Barrier Width: b=1nm 
 
The value of P0 (b=1nm) is expressed as follows; 
( )
( )
 m10*1nm 1WidthBarrier b
m10*4meter  Dot  DiaQuantuma
h
q*E*mo*mW*2
β     
h
EV*q*mo*mB*2
α
)8.4(b*αsinh*
2
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α
β
αP
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0
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0
0
2
0
==≡
=≡
=
−
=












−=
 
 
The VisSim program for the particle momentum, p is shown in Figure 4.30.      
 
Figure 4.30. Particle Momentum (P0) 
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4.3.1.4. Wave Amplitude Parameter of the Barrier: α 
The value of α is expressed as follows; 
 
( )
( ) ( )
                          3.4eVDepth WellV
   C10*1.60218 Charge lFundamentaq
  0.19in Well Mass EffectiveElectron mW
  0.3Barrierin  Mass EffectiveElectron mB
kg10*9.1095Electron  of MassRest mo
10*4DiameterDot  Quantuma
s/radian*J10*1.05458 Constant/2Planck h
q*mo*mW*a*2
a*k*hElectron ofEnergy  TotalE
)9.4(
h
EV*q*mo*mB*2
α
0
19-
31-
9-
34-
2
22
0
=≡
=≡
=≡
=≡
=≡
=≡
=≡
=≡
−
=
m
pi
 
  
The VisSim program for the wave amplitude parameter of the Barrier (ɑ) is shown in Figure 
4.31. 
 
Figure 4.31. Wave Amplitude Parameter of the Barrier (α 
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4.3.1.5. Wave Amplitude Parameter of the Well: β 
The value of β is expressed as follows; 
( ) ( )
   C10*1.60218 Charge lFundamentaq
  0.19Well in  Mass EffectiveElectronmW
  0.3 Barrierin  Mass EffectiveElectronmB
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s/radian*J10*1.05458Constant  Planck Reducedh
q*mo*mW*a*2
a*k*h
 Electronof Energy TotalE
)10.4(
h
q*E*mo*mW*2
β
19-
31-
9-
34-
2
22
=≡
=≡
=≡
=≡
=≡
=≡
=≡
=
m
 
 
The VisSim program for the wave amplitude parameter of the well α is shown in Figure 4.32. 
  
Figure 4.32. Wave Amplitude Parameter of the Well (β) 
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4.3.1.6. Left Hand Side: LHS 
Five variables were applied for the left hand side (LHS); 
          
( ) ( ) ( )
( ) ( )
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The quantum dot diameter and the barrier width are determined as follows; 
 Quantum Dot Diameter; a=4*10-9m 
 Barrier Width; b=1*10-9 m 
The VisSim program for the left hand side, LHS0 is shown in Figure 4.33. 
  
Figure 4.33. Left Hand Side: LHS 
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4.3.1.7. Allowable Energy Bands: E0 
The allowable energy bands (E0) is expressed as follows; 
EE
1LHS1If
0
0
=
≤≤−
 
The VisSim program for the allowable energy bands (E0) is shown in Figure 4.34.                         
   
Figure 4.34. Allowable Energy Bands: E0 
 
4.3.1.8. Saving Data 
Finally, the values of k*a and E0 are saved in a data file. 
The VisSim program for the saving data is shown in Figure 4.35. 
                                      
Figure 4.35. Saving Data 
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4.3.2. Simulation Results 
4.3.2.1. Kronig and Penney Model 
 In order to determine the energy levels of mini-bands, the Kronig and Penney model 
was used. As seen in Equation 5, the right hand side (RHS) is the cosine function. Therefore, 
if the value of the left hand side (LHS) is more than -1 and less than 1, the equation is valid and 
there is a mini-band. This is the assumption of this simulation. 
 
4.3.2.2. Combinational Level 
 In QDC FET, the silicon quantum dots were dry oxidized. So the core diameter and the 
barrier width were different according to the location of the silicon quantum dot.  At the bottom 
surface, the core diameter was approximately 4nm, and the barrier width was approximately 
1nm. When the silicon quantum dot was dry oxidized, the barrier width expanded, and the core 
diameter shrank. Therefore, at the top surface, the core diameter was approximately 3nm, and 
the barrier width was approximately 2nm. The barrier width was assumed to increase 
proportionally from the bottom surface to the top surface, and the core diameter was assumed 
to decrease proportionally from bottom surface to the top surface. The quantum dot layers were 
divided into eleven combinational levels from the bottom surface to the top surface, and the 
relationship between the combinational levels, the core diameters, and the barrier widths are 
shown in Table 4.5.  
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Figure 4.36. Core Diameter and Barrier Width of the Silicon Quantum Dot 
Combination 
Number 
1 2 3 4 5 6 6 8 9 10 11 
Core 4.0 3.9 3.8 3.7 3.6 3.5 3.4 3.3 3.2 3.1 3.0 
Barrier 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0 
Total 6.0 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 7.0 
 
Table 4.5. Core Diameter and Barrier Width Combinations of Silicon Quantum Dots 
 
 
 
 
 
4nm Barrier Width = 1nm 
Core Diameter = 4nm 
Barrier Width = 2nm 
Core Diameter = 3nm 
1nm 
2nm 
3nm 
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4.3.2.3. Simulation Results 
The left hand side of the equation (LHS) is plotted using the eleven different 
combinational levels according to Table 4.4, and shown in Figure 4.37. This plot must be 
bounded between +1 and -1 to determine the allowable energy values to give the conditions for 
which Schrodinger’s equation will have a solution. The intersections between LHS and the +1, 
-1 axis for Mini-band 1, 2, and 3 are shown in Figure 4.38. The intersections between LHS and 
the +1, -1 axis for Mini-band 4, 5, and 6 are shown in Figure 4.39.  
 
4.3.2.4. Energy levels 
From the intersection points of Figure 4.38 and Figure 4.39, the range of k*a was 
determined, and these values were transferred to Figure 4.40 “Relationship between Electron 
Energy (V) and k*a (radian)” to determine the energy levels of each mini-band. Finally, the 
electron energies (V) for mini-bands and core-barrier combinations are shown in Figure 4.41. 
 
4.3.2.5. Conclusion 
 The left column of Figure 4.41 shows the total energy levels of the mini-bands, and 
there are only four mini-bands are observable. Therefore, the results clearly showed that there 
were only four mini-bands if the silicon quantum dots were dry oxidized. All mini-bands were 
combined together above the fourth mini-bands, 
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Figure 4.37. Simulation of left hand side (LHS) of the Equation  
k*a (rad) 
LHS 
+1 
-1 
LHS 
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Figure 4.38. Simulation of left hand side (LHS) of the Equation  
 
Figure 4.39. Simulation of left hand side (LHS) of the Equation  
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Figure 4.40. Relationship between Electron Energy (V) and k*a (radian) 
Figure 
4.41. Electron Energies (V) for Mini-bands and Core-barrier Combinations 
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CHAPTER 5 
 
Experimental I-V Characteristics of  
 
QDC-FETs and Nonvolatile Memories 
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5.1. Quantum Dot Channel Quantum Dot Gate Field Effect Transistor 
5.1.1. Device Numbering System 
The device numbers of a sample are shown in Figure 5.2. The location of a device is 
specified using the following notation; Row Number + Colum Number + Device Number. 
Because this figure is the microscopic view, the gate terminal is shown at the upper part of each 
section. From the past research, it has been known that the right side middle four devices; R4, 
R5, R6 and R7 are considered as most successful devices. Therefore, these four devices were 
tested in this sample. 
 
5.1.2. Test Results  
             Sample 9 was the first sample where one of the devices showed the characteristics of 
the Quantum Dot Field Effect Transistor (QDC-FET). There were 32 sections in this sample, 
and four devices; R4, R5, R6 and R7 were tested in each section. Therefore, the total number 
of tested devices was 128. Figure 5.1 shows the microscopic view of Sample 9, and the gate 
terminal is shown at the upper part of each section. There are three different symbols in Figure 
5.1. The star mark stands for the QDC-FET, the circular mark stands for the conventional FET, 
and triangular mark also stands for the conventional FET. But significant noise components 
were mixed into the characteristics. The QDG-QDC FET was found at the device location of 
“R5C1r4”, and is shown in Figure 5.1. The enlarged view of the device is shown in Figure 5.3. 
The gate length, the gate width and the gate area of all devices are shown in Table 2.4. Because 
Figure 5.1 is the microscopic view where the gate terminal is shown at the upper part of each 
section, Table 2.4 is applied reversely. Therefore, the gate length, the gate width and gate area 
of the QDG-QDC FET are 60µm, 60µm and 3600µm2. For the rest of 127 devices, twenty-five 
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devices showed the conventional FET characteristics, eight devices also showed the 
conventional FET characteristics, but significant noise components were mixed into the results, 
and 94 devices did not show any significant characteristics. The locations of these devices are 
shown in Figure 5.1.    
 
 
 Figure 5.1. Microscopic View of Sample 9    
             
 
Figure 5.2. Device Numbers                    Figure 5.3. Fabricated QDG-QDC FET (R5C1r4) 
Gate Drain Source 
R5C1r4 
103 
 
5.1.3. ID-VG Characteristics 
      Figure 5.4 shows the ID-VG characteristics of the fabricated QDG-QDC FET, and the 
VD voltages of 0.5 volts and 1.5 volts were used. When the VD voltage was equal to 0.5 volts, 
one ID current peak was observed at the VG voltage of 0.20 volts. This ID current peak is labeled 
as ‘1A’. When the VD voltage was equal to 1.5 volts, three ID current peaks were observed at 
the VG voltages of -0.45, -0.20 and 0.55 volts (the upper left inset shows the enlarged view of 
the first and second ID current peaks). These three peaks are labeled as ‘1B’, ‘2B’ and ‘3B’. 
Because the first ID current peak is minor, characteristics of this QDG-QDC FET are still 
considered as the four state (OFF, ‘I1’, ‘I2’, ON) as the first QDG-QDC FET, and the state 
numbers are also indicated in Figure 5.4. The second and third ID current peaks of the VD 
voltage equal to 1.5 volts differentiate the first, second and third states, and the current 
saturation state is considered as the fourth state. Four ID current peaks are individually shown 
in Figure 5.6. The ID current peak information, which includes the peak label, VD voltage, ID 
peak current and corresponding VG voltage, is shown in Table 5.1. As seen in Figure 5.4 and 
Table 5.1, the ID current peaks occurred at different VG voltages for the VD voltages of 0.5 volts 
and 1.5 volts. 
 
5.1.4. ID-VD Characteristics 
      The ID-VD characteristics of the QDG-QDC FET are shown in from Figure 5.5. Seven 
different VG voltages were used to measure the ID-VD characteristics. These VG voltages are 
0.5, 0.7, 0.9, 1.1, 1.3, 1.5 and 1.7 volts. The ID current line of the VG voltage of 0.5 volts 
corresponds to the second state. Other ID current lines correspond to the third and fourth states.  
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5.1.5. Conclusion 
       One of the most distinctive characteristics of this QDG-QDC FET is the number of ID 
current peaks. Three ID current peaks were observed at the VG voltages of -0.45, -0.2 and 0.55 
volts when the VD voltage was equal to 1.5 volts. Therefore, it was the very first time when 
three current peaks were observed in QDG-QDC FETs. But the characteristics of this QDG-
QDC FET were still considered as the four-state (OFF, ‘I1’, ‘I2’, ON) because the first current 
peak was minor. Also, the much higher ID current flow was obtained from this QDG-QDC FET 
than the first QDG-QDC FET which was fabricated in 2011. The highest ID peak current of 
approximately 141µA was obtained from this QDG-QDC FET. The highest ID peak current of 
approximately 23µA was obtained from the first QDG-QDC FET. Therefore, the highest ID 
peak current was approximately 6 times higher than the first QDG-QDC FET.  
       For the ID-VG characteristics of QDG-QDC FET, the ID current peaks occurred at 
different VG voltages for the VD voltages of 0.5 volts and 1.5 volts in Figure 2.40. The peak 
label, VD voltage, ID peak current and corresponding VG voltage are shown in Table 5.1. When 
the VD voltage was equal to 0.5V, the first peak occurred at the VG voltage of 0.20V. When the 
VD voltage was equal to 1.5V, the first peak occurred at the VG voltage of -0.45V, second peak 
occurred at the VG voltage of -0.20V, and the third peak occurred at the VG voltage of 0.55V. 
The electron leakage at the inconsistent and imperfect gate insulator caused these ID current 
peaks which occurred at different VG voltages for two different VD voltages. Therefore, the 
gate dry oxidation process of the silicon quantum dot layer must be improved to prevent the 
electron leakage at the gate in the future.  
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Figure 5.4. ID-VG Characteristics of Sample 9   Figure 5.5. ID-VD Characteristics of Sample 9 
 
 
       
 
Figure 5.6. Four ID Current Peaks of Sample 9 
 
 
Peak Label VD (V) ID (µA) VG (V) 
1A 0.5  16.555 0.20 V 
1B 1.5  2.0835 -0.45 V 
2B   1.5  13.745 -0.20 V 
3B 1.5  140.80 0.55 V 
 
Table 5.1. Peak ID Current Information of Sample 9 
 
1A 
1B 
3B 
3B 
1B 
2B 
1 2 3 4 
State 2 
States 3 & 4 
2B 
 
1A 
2B 
Enlarged View 
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5.2. QDG-QDC Nonvolatile Memory using Silicon Dots 
5.2.1. Structure 
The structure of the QDG-QDC Nonvolatile Memory using silicon quantum dots is 
shown in Figure 7.7. It consists of two layers of silicon oxide (SiOx)-cladded Si quantum dots 
in the channel region and the floating gate region. An oxidized SiOx-Si upper quantum dot 
layer forms the gate dielectric which has a thicker SiOx cladding layer with a narrower Si core 
[4]. A 75Å Si3N4 layer forms the control dielectric. The memory device has a channel width of 
60µm and the length of 60µm, and the W/L ratio of 26/25. 
  
 
Figure 5.7. Structure of QDG-QDC Nonvolatile Memory using Silicon Quantum Dots 
 
5.2.2.  Fabrication 
The fabrication procedures started with a p-type silicon wafer with a masking SiO2 
layer. Phosphorus diffusion was performed for approximately 10 min at 1000°C to form the 
source and drain regions. This was followed by deposition of the silicon nitride layer for the 
chemical and thermal protections. The gate region was oxidized to form the silicon dioxide 
layer which was etched to create a recessed region between the source and the drain. This was 
p-Si Substrate
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SiO2 SiO2
Si O2
SiN2
SiO 2
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SiO 2
Si O2
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SiN2
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followed by self-assembly of two layers of cladded silicon quantum dots in the recessed region 
for the transport channel. After self-assembly, the two layers of cladded silicon quantum dots 
were annealed, and the top quantum dot layer was partially oxidized in oxygen ambient to 
obtain the gate insulator. This was followed by self-assembly of two layers of cladded silicon 
quantum dots for the floating gate, and a 75Å silicon nitride layer was deposited for the control 
dielectric. Finally, the gate metal aluminum was deposited for approximately 2000Å, and 
divided for source, drain and gate contacts. 
 
5.2.3. ID-VG and ID-VD Characteristics 
Figure 5.8 shows the ID–VG characteristics before and after the ‘Write’ pulse.  The gate 
pulse was 40V for 10 ms, and drain pulse was 30 V for 50 ms [4].  The measured threshold 
voltage shift ∆VTH was approximately 1.8V at 50µA before and after the ‘Write’ cycle when 
VD was equal to 2V. Figure 5.9 shows the ID–VD characteristics before and after the ‘Write’ 
pulse.  The gate pulse was 40V for 10 ms, and drain pulse was 30 V for 50 ms.  The VG voltages 
are 0V, 1V, 2V, 3V, and 4V. Each VG voltage shows clear shift before and after the pulse. 
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Figure 5.8. ID-VG Characteristics of the QDG-QDC NVM using Silicon Quantum Dots 
 
Figure 5.9. ID-VD Characteristics of the QDG-QDC NVM using Silicon Quantum Dots 
∆VTH=1.8V 
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5.3. Quantum Dot Channel Quantum Dot Gate Nonvolatile Memory using   
Germanium Quantum Dots 
5.3.1. Structure 
             The structure of Quantum Dot Channel Quantum Dot Gate (QDG-QDC) Nonvolatile 
Memory (NVM) is shown in Figure 5.10. The nonvolatile memory has the gate size of 60µm 
x 60µm, and the W/L ratio of 26/25. Figure 5.11 shows the gate structure of  QDG-QDC NVM. 
The gate dielectric consists of 26Å HfAlO2, and the control dielectric consists of 53Å HfAlO2.. 
The transport channel and the floating gate consist of GeOx-cladded Ge quantum dots.   
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Figure 5.10. Structure of QDG-QDC NVM using Germanium Quantum Dots               
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Figure 5.11. Gate Structure of QDG-QDC NVM using Germanium Quantum Dots               
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5.3.2. Fabrication  
 
The fabrication of the nonvolatile memory was involved in the following twelve major steps; 
 
1. 1250Å Wet Oxidation on P-Type Silicon Substrate 
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2. Source and Drain Fabrication using Mask 3, and Phosphorus Diffusion 
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3. 75Å Silicon Nitride Deposition  
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4. Mask 4: Gate Opening, Part 1 (Refer to Appendix 5.A: BOE Time Estimate) 
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5. 250Å Dry Oxidation 
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6. Mask 4: Gate Opening, Part 2 
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7. Germanium Quantum Dot Deposition: 
     Self-Assembly and Annealing at 350ºC for 10 minutes 
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8. Aluminum Oxide and Hafnium Oxide Deposition 
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9. Self-Assembly and Annealing at 350°C for 10 minutes 
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10. Aluminum Oxide and Hafnium Oxide Deposition
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11. Mask 5: Open Source and Drain Contacts (Refer to Appendix 5.B BOE Time Estimate)
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12. Metallization and Mask 6: Interconnect 
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QDG-QDC NVM using Germanium Quantum Dots  
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  The HfAlO2 nanolaminate high-k dielectric combinational layers were deposited using 
the Savannah Atomic Layer Deposition (ALD) system. The program was executed for twelve 
cycles to deposit the 26Å gate dielectric in Step 8, and for thirty-four cycles to deposit the 53Å 
control dielectric in Step 10. Please refer to Section 2.1.5 of this thesis for more information. 
 
5.3.3. ID-VG and ID-VD characteristics 
            The measured ID-VG and ID-VD characteristics of the fabricated floating gate 
nonvolatile memory are shown in Figure 5.12 and Figure 5.13. The drain pulse of 4V for 400µs 
and the gate pulse of 15V for 100µs were applied simultaneously. In Figure 5.12, the labels 
B4, B5 and B6 correspond the drain voltages of 4, 5, and 6V before the pulse, and the labels 
A4, A5 and A6 correspond the drain voltages of 4, 5, and 6V after the pulse. In Figure 5.13, 
the labels B4, B5 and B6 correspond the gate voltages of 4, 5, and 6V before the pulse, and the 
labels A4, A5 and A6 correspond the gate voltages of 4, 5, and 6V after the pulse. The 
maximum threshold voltage shift ∆VTH in ID-VG characteristics was approximately 0.9V at the 
drain current of 246µA. The maximum threshold voltage shift ∆VTH in ID-VD characteristics 
was approximately 0.8V at the drain current of 390µA. The maximum current flow in ID-VG 
characteristics was 522µA before the pulse, and 246µA after the pulse. The maximum current 
flow in ID-VD characteristics was 704µA before the pulse, and 390µA after the pulse. Therefore, 
it is concluded that the QDC-FET nonvolatile memory with HfAlO2 nanolaminate high-k 
dielectric combinational layers at the gate dielectric and the control dielectric provides both the 
significantly higher ID current flow and the significantly higher threshold voltage shifts which 
improve the threshold voltage variation, and show the potential for fabricating multi-bit 
nonvolatile memories. 
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Figure 5.12. ID-VG characteristics of QDG-QDC NVM using Germanium Quantum Dots 
 
 
Figure 5.13. ID-VD characteristics of QDG-QDC NVM using Germanium Quantum Dots 
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5.4. Quantum Dot Gate Nonvolatile Memory using Silicon Quantum Dots 
5.4.1. Structure 
             The structure of Quantum Dot Gate (QDG) Nonvolatile Memory (NVM) is shown in 
Figure 5.14. The nonvolatile memory has the gate size of 10µm x 5µm, and the W/L ratio of 
10/5 [X]. The gate dielectric consists of 20Å silicon dioxide, and the control dielectric consists 
of 75Å silicon nitride, and the floating gate consist of SiOx-cladded Si quantum dots [X]. The 
major advantage of this structure is the electrical insulation provided by the SiOx cladding 
layer [X]. It reduces lateral dot-to-dot charge conduction in the floating gate layer, and allows 
improved dot uniformity and higher density resulting in higher charge storage [X]. 
 
Figure 5.14. Structure of QDG NVM using Silicon Quantum Dots 
 
5.4.2. ID-VG and ID-VD Characteristics 
  The ID-VG and ID-VD characteristics of the fabricated floating gate nonvolatile memory 
are shown in Figure 5.15 and Figure 5.16 [X]. The drain pulse of 10V for 1µs, 2µs, and 10µs, 
the gate pulse of 6V for 1µs, 2µs, and 10µs were applied simultaneously [X]. The ID-VG 
characteristics show the maximum threshold voltage shift ∆VTH of approximately 0.7V at the 
drain current of approximately 100µA [X]. The ID-VD characteristics show the significant 
current reduction after the drain and gate pulses [X]. 
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Figure 5.15. ID-VG Characteristics of the QDG NVM using Silicon Quantum Dots 
     
Figure 5.16. ID-VD Characteristics of the QDG NVM using Silicon Quantum Dots  
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5.5. Quantum Dot Channel Field Effect Trannsistor using Ge Quantum Dots 
5.5.1. Structure 
  The structure of QDC FET is shown in Figure 5.17. The QDC FET consists of two 
layers of cladded Germanium quantum dots in the channel regions. Here, GeOx cladded forms 
the thin-barrier (~1nm) over Ge quantum dots (3nm in diameter). An array of these cladded 
dots behaves as a quantum dot superlattice (QDSL) [2]. This superlattice has energy mini-
bands that are very narrow and separated with larger energy than in conventional quantum 
well/wire superlattices [2]. The Kronig-Penney model was used to determine the energy mini-
band locations and widths [2]. The measured QDC-FET device has the gate length and the gate 
width of 60µm, and the gate width and the gate length ratio (W/L ratio) of 26/25.  
 
 
 
            
 
Figure 5.5. Structure of QDC FET           
 
 
 
Figure 5.17. Structure of QDC FET 
 
 
118 
 
  Fig. 5.18 shows that this FET has the following materials for the gate; aluminum gate 
contact, HfAlO2, GeOx-cladded Ge quantum dots, silicon nitride. In order to enhance the 
current flow in the transport channel, a silicon nitride layer was deposited on the substrate. Two 
layers of GeOx-cladded Ge quantum dots were self-assembled for the transport channel at the 
recessed region between the n+ source and the n+ drain. Electrons flow from the source to the 
drain through the transport channel. Eighty seven cycles of HfAlO2 nanolaminated high-k 
dielectric combinational layers were deposited for the 200Å tunnel oxide in order to attain 
relatively large dielectric constant and band gap. The combinational layers were deposited 
using the Savannah Atomic Layer Deposition (ALD) system at Harvard. For more information 
about the Savannah Atomic Layer Deposition (ALD) system, please refer to Section 2.1.5 of 
this thesis. 
 
 
Figure 5.18. Gate Structure of QDC FET 
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5.5.2. Fabrication Procedures 
 
The fabrication of the field effect transistor was involved in the following twelve major steps; 
 
1. 1250Å PECVD Deposition on the Polysilicon Substrate 
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2. Source and Drain Fabrication using Mask 3 
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3. Phosphorus Diffusion       
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4. 75Å Silicon Nitride Deposition 
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5. Mask 4: Gate Opening, Part 1 
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6. 250Å Dry Oxidation 
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7. Mask 4: Gate Opening, Part 2 
   
 
8. 20Å Silicon Nitride Deposition 
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9. Self-Assembly of Germanium Quantum Dots and Annealing at 350ºC for 10 minutes 
   
10. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition for the Tunnel Oxide 
   
11. Mask 5: Open Source and Drain Contacts 
   
 
12. Metallization and Mask 6: Interconnect         
   
QDC FET using Germanium Quantum Dots with Silicon Nitride Insulator 
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5.5.3. ID-VG Characteritics 
  The fabricated QDC FET was tested for multi-state characteristics. Figure 5.19 shows 
the ID-VG characteristics of QDC FET, and VG was changed from -3 to 13 volts, and VG was 
changed from 0 to 15 volts. When VD was greater than 3 volt, ID peaks was observed at 
numerous locations. The distinct three-state characteristic (low-intermediate-high) were 
observed when VD was equal to 12, 13 and 14 volts. When VD was equal to 12V, the maximum 
ID peak was 9.17µA at VG equal to 9.5V. When VD was equal to 13V, the maximum ID peak 
was 9.01µA at VG equal to 9.0V. When VD was equal to 14V, the maximum ID peak was 9.98µA 
at VG equal to 8.0V.  
 
5.5.4. ID-VD Characteritics 
  Figure 5.20 shows the ID-VD characteristics which was generated from ID-VG 
characteristics. VD was changed from 0 to 15 volts, and VG was changed from -3 to 13 volts. 
These ID-VD characteristics represented three distinct groupings. The ID currents of VG less than 
8.5 volts formed the first group, the ID currents of VG equal to 8.5, 9, 9.5, 10, 10.5 volts formed 
the second group, and the ID currents of VG equal to 11, 11.5, 12, 12.5, 13 volts formed the 
third group. In the past, distinct groupings were also observed in quantum dot gat quantum dot 
channel field effect transistor (QDG-QDC FET). But these groups were completely separated. 
In the QDC FET, some groups were actually overlapping each other, and show completely 
different ID-VD characteristics from QDG-QDC FET.  
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Figure 5.19. ID-VG Characteristics of the QDC FET using Germanium Quantum Dot 
 
Figure 5.20. ID-VD Characteristics of the QDC FET using Germanium Quantum Dots 
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5.6. Conventional Field Effect Transistor 
5.6.1. Structure 
  The structures of conventional FETs are shown on Figure 5.21.  These figures show 
the FETs which have 200Å and 300Å HfAlO2 nanolaminate high-k dielectric combinational 
layers for the tunnel oxides. The measured QDC-FET device has the gate length and the gate 
width of 60µm, and the gate width and the gate length ratio (W/L ratio) of 26/25. The devices 
with 25Å, 50Å, 100Å and 150Å HfAlO2 nanolaminate high-k dielectric combinational layers 
were also tested. But electrons penetrated through the tunnel oxides, and the experiments were 
unsuccessful. Also, the device with 400Å HfAlO2 nanolaminate high-k dielectric 
combinational layers was tested. But the results were very similar to the device with 300Å 
HfAlO2 nanolaminate high-k dielectric combinational layers.  
  
Figure 5.21. Cross-section of the conventional FET with 200Å and 300Å tunnel oxide   
 
5.6.2. ID-VG and ID-VD characteristics 
ID-VG characteristics for the 200Å tunnel oxide device are shown in Figure 5.22, and 
ID-VD characteristics for the 200Å tunnel oxide device are shown in Figure 5.23. ID-VG 
characteristics for the 300Å tunnel oxide device are shown in Figure 5.24, and ID-VD 
characteristics for the 300Å tunnel oxide device are shown in Figure 5.25. 
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Figure 5.22. ID-VG characteristics of the Conventional FET with 200Å tunnel oxide      
 
Figure 5.23:  ID-VD characteristics of the Conventional FET with 200Å tunnel oxide      
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Figure 5.24. ID-VG characteristics of the Conventional FET with 300Å tunnel oxide      
 
Figure 5.25. ID-VD characteristics of the Conventional FET with 300Å tunnel oxide    
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 From the ID-VG and ID-VD measurement results, it was conclude that the conventional 
FETs with HfAlO2 nanolaminate high-k dielectric combinational layers for the tunnel oxides 
have the following characteristics. 
1. Extremely High Current Flow 
For the device with 300Å tunnel oxide, the current flow was exceeded 2mA when VG and 
VD were over 10 volts. Therefore, they are strong candidates for power transistors. 
2. Unique ID-VG and ID-VD Characteristics 
It was difficult to determine the threshold voltages because no straight current line existed 
in the ID-VG characteristics. Also, the current increased almost exponentially when VD was 
low in the ID-VD characteristics. Therefore, the traditional current equations could not be 
applied for these results.  
 
The gate structures of these devices are summarized as follows; 
Device Name Ge Quantum Dots HfAlO2 Si3N4 Total Thickness 
QDG QDC NVM 50Å*4=200Å 25Å+50Å =75Å 0 275Å 
QDC FET 50Å*2=100Å 200Å 25Å 325Å 
Con. FET (200Å) 200Å 0 0 200Å 
Con. FET (300Å) 300Å 0 0 300Å 
 
Table 5.2. Gate Structures of Four Devices 
 
These devices had more than 200Å total thickness, and no electron leakage. 
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6.1. Introduction 
 This chapter describes use of analog behavior model (ABM) developed for QDC-FETs 
representing their multi-state characteristics. In four states n-QDC-FET, the threshold voltage 
changes linearly when the gate voltage increases through a range of voltages (Vg1 to Vg2, Vg3 
to Vg4). The relationship is showing in equation 1 [1] 
 =  + ∆	                             (6.1) 
∆ =




0,  ≤ 11 + 1, 1 <  ≤ 212 + 1, 2 <  ≤ 312 + 1 + 2 + 3, 3 <  ≤ 412 + 1 + 24 + 3,  ≥ 4
 
 
Berkeley Short-channel IGFET Model (BSIM3) and Analog Behavioral Model (ABM) 
libraries are used to establish the n-type QDC-FET model that can address the changing in 
threshold voltage ∆VT. The output of ABM block represents VG-∆VT, the applied gate voltage 
of the BSIM transistor is equal to the output of ABM block, and the threshold voltage of the 
BSIM transistor is VT. This approach captures the behavior of the four state n-QDC-FET. The 
advantage of using the BSIM models is that they can scale to 45 nm and 25 nm with capturing 
the latest technology advances. 
This model is set in hierarchical block and it ready to be used in Cadence-OrCAD CIS 
as shown in Figure 6.1. The IDS-VGS characteristic of the four states n-QDC-FET is shown in 
Figure 6.2 (the setting for this circuit as L=1um, W=5um, VDD=3V, VT=0.5, 
Vg1=1*VDD/3=1V, Vg2=1.5*VDD/3=1.5V, Vg3=2VDD/3=2V, and Vg4=2.5*VDD/3=2.5V). 
The simulation result shows the four regions (OFF-MOD1-MOD2-ON) of the transfer 
characteristics. 
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Figure 6.1. BSIM Four-State n-QDC-FET Model Circuit 
 
 
Figure 6.2. 1µm Four-State n-QDC-FET IDS-VGS Characteristics 
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6.2. Quaternary Inverter 
     The four state QDC-FETs are suitable for the quaternary logic application with less 
complex and more efficient than existing quaternary logic circuits. The quaternary inverter 
logic circuit and its transfer characteristics are shown in Figure 6.3 and Figure 6.4, respectively. 
The input single is regenerated by inverting the output of the circuit in Fig.6.3 using other four 
state inverter, the regenerating input signal is showing in Figure 6.4. Figure 6.5 shows the 
transient time simulation of the quaternary inverter logic. 
 
Figure 6.3. Four State n-QDC-FET Inverter Circuit. 
 
     The four state inverter comprising of p-MOS and four states n-QDC-FET (pseudo-
nMOS). If Vin<VDD/3, the output of the inverter is VDD (Logic3). When VDD/3 < Vin > 
2*VDD/3, the output of the inverter is 2*VDD/3 (Logic2). The inverter output is VDD/3 
(Logic2) when Vin ≈ VDD/3, the output of the inverter is <VDD/3 (Logic0) if the input is 
>2*VDD/3. 
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Figure 6.4. Transfer Characteristic of  Four State n-QDC-FET Inverter. 
 
Figure 6.5 shows the transient time simulation of the quaternary inverter logic. 
 
Figure 6.5. Transient Time Simulation of Quaternary Inverter Logic 
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6.3. 2-Bit SRAM 
The conventional 1 bit SRAM consists of two conventional-coupled COMS Inverters 
for the memory implementation, the same circuit can be used to make 2 bit SRAM by replacing 
the COMS Inverter with a four state n-QDC-FET inverter as showing in Figure 6.6. 
 
 
Figure 6.6. The two bit SRAM 6T cell using n-QDC-FET inverter. 
 
Figure 6.7 shows transient simulations of the 2-bit SRAM using a 6T (transistor) cell. 
In case of the “Write” input signal is on (=VDD), a stored data signal flows a data input signal. 
When the “Write” input signal is switched off (=0), the voltage/logic stays at the storage node. 
The simulation result depicts the 2-bit SRAM stored the data as expected. 
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Fig. 6.7 Simulation of 2-bit SRAM 
 
 
6.4 References 
The information in Chapter 6 was extracted from the report e-mailed by Dr. Bander Saman 
on April 17, 2017. 
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7.  Conclusion and Future Plan 
7.1. Conclusion  
The FET comparison chart is shown in Figure 7.1 [1,2], and the NVM comparison chart is 
shown in Figure 7.2 [3,1,4]. The conclusion of this project is stated below; 
1. Germanium QDC FETs were fabricated on poly-silicon and exhibited comparable electron 
mobility to silicon QDC FETs fabricated on crystal silicon. The I-V characteristics of 
germanium QDC FET on a poly-silicon substrate are shown at the first row of Figure 7.1. 
The I-V characteristics of silicon QDC FET on a crystal silicon substrate are shown at the 
second row of Figure 7.1 [1]. The germanium QDC FET on a poly-silicon substrate exhibits 
the mobility which is comparable to the silicon QDC FETs on a crystal silicon substrate. 
2. Ge QDC NVM exhibited greater threshold shift and potential for multi-bit operation. The I-
V characteristics of QDC NVM using germanium quantum dots is shown at the first row in 
Figure 7.2 [3]. The maximum threshold voltage shift ∆VTH in I-V characteristics was 
approximately 0.9V at the drain current of 246µA [3]. Also, the I-V characteristics of QDC 
NVM using silicon quantum dots is shown at the second row in Figure 7.2 [1]. The 
maximum threshold voltage shift ∆VTH in ID-VG characteristics was approximately 1.8V at 
the drain current of 50µA [1]. These greater threshold shifts exhibit potential for multi-bit 
operation.  
3. Quantum simulations were performed, and analog behavioral models (ABM) were recently 
developed. 
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Figure 7.1. FET Comparison Chart 
                               
Figure 7.2. NVM Comparison Chart 
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7.2. Future Plan 
The future plans of this project are stated as follows;  
1. Development of multi-state logic circuits using QDC-FETs 
The four state inverter comprising of p-MOS and n-QDC-FET was successfully 
designed using the ABM model. Also, the two-bit SRAM comprising of two p-MOS, 
two n-MOS, and two QDC-FETs was successfully designed using the ABM model. 
This work will be extended to the applications other devices. 
2. Multi-bit NVM memories on a poly-silicon substrate 
The germanium QDC FET on a poly-silicon substrate was successfully fabricated, and 
the mobility is comparable to the silicon QDC FET on a crystal silicon substrate. 
Therefore, the germanium QDC NVM on a poly-silicon substrate will be fabricated in 
order to reduce the fabrication cost. 
3. Demonstration of QDC FETs and NVMs below 130 nm. 
Presently, most of the devise are fabricated using the 60µm x 60µm gate size. The 
device size must be significantly reduced in the future. 
4. Investigate wrap-around Gate QDC FETs. 
Wrap-around Gate QDC FETs will be fabricated in order to reduce the interfacial 
trapped charge density, and the threshold variability ∆VTH to improve the noise 
margins of logic gates. 
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Appendix 1 
 
 
Conventional FET using Crystal Silicon Substrate 
 
1. P-Type Silicon Substrate 
  
p-Si Substrate
 
2. 1250Å Wet Oxidation on P-Type Silicon Substrate 
 
                      
p-Si Substrate
SiO2
 
3. Source and Drain Fabrication using Mask 3 
         
p-Si Substrate
SiO2 SiO2SiO2
  
4. Phosphorus Diffusion   
                             
p-Si Substrate
Source Drain
SiO2
SiO2
SiO2
SiO2
n+n+
SiO2
SiO2
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5. Mask 4: Gate Opening 
     (Refer to Appendix 5.1: BOE Time Estimate for Gate Opening) 
 
                              
p-Si Substrate
Source Drain
SiO2
SiO2
SiO2
SiO2
n+n+
 
 
 
6. Dry Oxidation 
                              
p-Si Substrate
Source Drain
n+ n+
SiO2
SiO2
SiO2
SiO2
 
 
 
7. Mask 5: Source and Drain Contact Hole   
(Refer to Appendix 6.1: Source and Drain Contact Hole)           
                                                            
                          
p-Si Substrate
Source Drain
SiO2
SiO2
n+ n+
SiO2
SiO2
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8. Metallization 
 
 
                 
p-Si Substrate
Source Drain
SiO2
SiO 2
n+ n+
SiO2
SiO2
Al Al Al
  
 
 
 
9. Mask 6: Interconnect 
 
 
                            
p-Si Substrate
Source Drain
SiO2
SiO 2
n+ n+
SiO2
SiO2
Gate Contact
Source Contact Drain Contact
 
 
                                                    Conventional FET 
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Appendix 2 
 
 
Trench Fabrication for Crystal Silicon Substrate 
 
13. P-Type Silicon Substrate 
  
p-Si Substrate
 
14. 1250Å Wet Oxidation on P-Type Silicon Substrate 
 
                      
p-Si Substrate
SiO2
 
15. Source and Drain Fabrication using Mask 3 
         
p-Si Substrate
SiO2 SiO2SiO2
  
16. Phosphorus Diffusion   
                             
p-Si Substrate
Source Drain
SiO2
SiO2
SiO2
SiO2
n+n+
SiO2
SiO2
 
146 
 
17. 75Å Silicon Nitride Deposition 
                        
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
SiO2
SiN2
SiO2
SiN2
SiO2
SiN2
 
18. Mask 4: Gate Opening, Part 1 (Refer to Appendix 5.2: BOE Time Estimate) 
                            
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
 
19. 250Å Dry Oxidation 
                            
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
 
20. Mask 4: Gate Opening, Part 2 
                
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
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A. QDC FET using Silicon Quantum Dots 
 
9A. Silicon Quantum Dot Deposition  
 
Self-Assembly of Si Quantum Dot Layers 
 
                          
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
 
 
Annealing at 750ºC for 10 minutes 
 
                              
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
  
 
Dry Oxidation at 800ºC for 5 minute 
 
                          
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
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10A. Mask 5: Open Source and Drain Contacts using Mask 5 
         (Refer to Appendix 6.2: BOE Time Estimate for Contact Holes) 
 
 
                               
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
 
 
11A. Metallization  
              
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO 2
SiO2
SiO 2
SiN2
SiO 2
SiO2
SiN2
SiO 2
Al Al Al
SiOx-Si
 
 
12A. Mask 6: Interconnect 
 
                               
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Gate Contact
Source Contact Drain Contact
       
                                     QDC FET using Silicon Quantum Dots 
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B. QDG-QDC FET using Silicon Quantum Dots 
 
9B. Silicon Quantum Dot Deposition  
 
Self-Assembly and Annealing at 750ºC for 10 minutes 
 
                  
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
 
                 
Dry Oxidation at 800ºC for 5 minute 
 
              
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
 
 
Self-Assembly and Annealing at 750ºC for 10 minutes  
    
                          
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
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10B. Mask 5: Open Source and Drain Contacts   
        (Refer to Appendix 6.2: BOE Time Estimate for the Contact Holes) 
 
                             
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
SiOx-Si
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
 
 
11B. Metallization 
                 
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO 2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO 2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Al Al Al
SiOx-Si
 
                     
12B. Mask 6: Interconnection    
 
                            
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Gate Contact
Source Contact Drain Contact
 
                                QDG-QDC FET using Silicon Quantum Dots 
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C. QDC FET using Germanium Quantum Dots 
 
9C. Germanium Quantum Dot Deposition for QDC FET 
 
Self-Assembly  
                                  
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
Annealing at 350ºC for 10 minutes 
                                  
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
 Hafnium Oxide Layer Deposition 
       
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
            Rapid Thermal Annealing (RTA) at 520 ºC for 10 seconds 
       
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
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 10C. Mask 5: Open Source and Drain Contacts 
         (Refer to Appendix 6.3: BOE Time Estimate for Contact Holes) 
 
  
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
 
11C. Metallization 
 
                          
HfO2 Layer
Al Al Al
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
          
12C. Mask 6: Interconnect 
 
                          
HfO2 Layer
Gate Contact
Source Contact Drain Contact
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
                              QDC FET using Germanium Quantum Dots 
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D. QDG-QDC FET using Germanium Quantum Dots 
 
9D. Germanium Quantum Dot Deposition  
 
Self-Assembly and Annealing at 350ºC for 10 minutes 
                                    
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
Si O2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
             Hafnium Oxide Layer Deposition 
            
HfO2 Layer
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
Si O2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
Rapid Thermal Annealing (RTA) at 520ºC for 10 seconds 
                                 
HfO2 Layer
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
             Self-Assembly and Annealing at 350°C for 10 minutes 
                                    
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
Si O2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
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10D. Mask 5: Open Source and Drain Contacts 
         (Refer to Appendix 6.3: Time Estimate for Contact Holes) 
 
        
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
 
11D. Metallization 
 
                               
HfO2 Layer
Al Al Al
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
 
12D. Mask 6: Interconnect 
 
                               
HfO2 Layer
Gate Contact
Source Contact Drain Contact
p-Si Substrate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
Cladded Ge Quantum Dot Layers
n+n+
 
                            QDG-QDC FET using Germanium Quantum Dots 
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E. QDG-QDC NVM using Silicon Quantum Dots 
 
9E. Silicon Quantum Dot Deposition  
 
Self-Assembly and Annealing at 750ºC for 10 min. & 
Dry Oxidation at 800ºC for 5 minutes 
              
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
 
Self-Assembly and Annealing at 750ºC for 10 minute 
                         
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiOx-Si
 
            Deposit Silicon Nitride Layer for the Control Dielectric 
                          
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiN2
SiN2 SiN2
SiN2 SiN2
SiOx-Si
Si3N4
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10E. Mask 5: Open Source and Drain Contacts   
 
                             
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
SiN2
SiN2 SiN2
SiN2 SiN2
SiOx-Si
Si3N4
 
 
11E. Metallization 
                  
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Al Al Al
SiN2
SiN2
SiN2
SiN2
SiN2
SiOx-Si
Si3N4
 
                     
12E. Mask 6: Interconnection    
 
                            
p-Si Substrate
Source Drain
SiO2 SiO2
SiO2
SiN2
SiO2
SiN2
Cladded Si Quantum Dot Layers
n+n+
SiO2
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Gate Contact
Source Contact Drain Contact
SiN2
SiN2 SiN2
SiN2 SiN2
Gate Si3N4Si3N4
 
                               QDG-QDC NVM using Silicon Quantum Dots 
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F. QDG-QDC NVM using Germanium Quantum Dots 
                                    
9F. Germanium Quantum Dot Deposition  
Self-Assembly and Annealing at 350ºC for 10 minutes 
 
                             
SiO2
SiO 2
SiN2
SiO2
SiO 2
SiN2
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
 
 
Aluminum Oxide and Hafnium Oxide Deposition 
 
                             
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
SiO2
SiO 2
SiN2
SiO2
SiO 2
SiN2HfAlO2 Layer
Al Al Al
 
 
             Self-Assembly and Annealing at 350°C for 10 minutes 
                           
                             
SiO2
SiO 2
SiN2
SiO2
SiO 2
SiN2
HfAlO2 Layer
Al Al Al
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
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10F. Aluminum Oxide and Hafnium Oxide Deposition 
        
SiO2
Si O2
SiN2
SiO2
Si O2
SiN2HfAlO2 Layer
Al Al Al
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
 
11F. Mask 5: Open Source and Drain Contacts (Refer to Appendix 6.2: BOE Time Estimate)  
        
SiO2
Si O2
SiN2
SiO2
Si O2
SiN2HfAlO2 Layer
Al Al Al
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
 
12F. Metallization 
                                
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2HfAlO2 Layer
Al Al Al
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
 
13F. Mask 6: Interconnect 
                                
SiO2
Si O2
SiN2
SiO2
SiO2
SiN2
HfAlO2 Layer
Gate Contact
Source Contact Drain Contact
p-Si Substrate
Source Drain
Cladded Ge Quantum Dot Layers
n+n+
 
                         QDG-QDC NVM using Germanium Quantum Dots 
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Appendix 3 
 
Conventional FET using Polysilicon Substrate 
 
 
1. Poly-silicon Substrate 
    
 
      
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Poly-Si
 
 
 
 
 
2. 1250Å PECVD Deposition on the Polysilicon Substrate 
 
 
                       
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
Poly-Si
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3. Source and Drain Fabrication using Mask 3 
 
 
SiO2 SiO2
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
Poly-Si
 
 
 
           
4. Phosphorus Diffusion       
 
     
SiO2
SiO2
SiO2
SiO2
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Al Al Al
SiO2
SiO2
Source Drain
n+n+
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5. 75Å Silicon Nitride Deposition 
 
            
 
                
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
SiO2
SiN2
Source Drain
n+n+
 
 
 
 
6. Mask 4: Gate Opening 
                             
                    
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Al Al Al
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7. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition for                            
for the Tunnel Oxide 
                  
 
 
8. Mask 5: Open Source and Drain Contacts 
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9. Metallization 
 
 
Self-Assembly of Germanium Quantum Dots 
 
                  
 
10. Mask 6: Interconnect 
 
                     
         Conventional FET 
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Appendix 4 
 
Trench Fabrication for Poly-silicon Substrate 
 
 
8. Poly-silicon Substrate 
    
 
      
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Poly-Si
 
 
 
 
 
9. 1250Å PECVD Deposition on the Polysilicon Substrate 
 
 
                       
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
Poly-Si
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10. Source and Drain Fabrication using Mask 3 
 
SiO2 SiO2
SiO2
Si
SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
Poly-Si
 
 
 
           
11. Phosphorus Diffusion       
 
     
SiO2
SiO2
SiO2
SiO2
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Al Al Al
SiO2
SiO2
Source Drain
n+n+
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12. 75Å Silicon Nitride Deposition 
 
            
 
                
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
SiO2
SiO2
SiN2
Source Drain
n+n+
 
 
 
 
13. Mask 4: Gate Opening, Part 1 
                             
                    
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Al Al Al
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14. 250Å Dry Oxidation 
 
                    
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Al Al Al
 
 
 
 
15. Mask 4: Gate Opening, Part 2 
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A. QDC FET using Germanium Quantum Dots 
 
 
9A. Self-Assembly of Germanium Quantum Dots 
 
                  
 
 
 
Annealing at 350ºC for 10 minutes 
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10A. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition                               
for the Tunnel Oxide 
 
      
 
 
 
11A. Mask 5: Open Source and Drain Contacts 
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12A. Metallization 
 
 
                  
 
 
 
13A. Mask 6: Interconnect 
 
                                                  
                  
                      QDC FET using Germanium Quantum Dots 
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B. QDC FET using Germanium Quantum Dots with Silicon Nitride Insulator 
 
 
9B. 20Å Silicon Nitride Deposition 
 
                  
 
 
 
10B. Self-Assembly of Germanium Quantum Dots and Annealing at 350ºC for 10 minutes 
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11B. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition                              
for the Tunnel Oxide 
      
 
 
 
12B. Mask 5: Open Source and Drain Contacts 
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13B. Metallization 
 
          
 
                  
 
 
14B. Mask 6: Interconnect         
                                  
                  
        QDC FET using Germanium Quantum Dots with Silicon Nitride Insulator 
 
174 
 
C. QDG-QDC FET using Germanium Quantum Dots 
 
9C. Self-Assembly of Germanium Quantum Dots and Annealing at 350ºC for 10 minutes. 
 
 
                    
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Annealing 
 
 
 
 
10C.  Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition                                                
for the Tunnel Oxide 
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11C. Self-Assembly of Germanium Quantum Dots and Annealing at 350°C for 10 minutes      
                
                  
 
 
 
12C. Mask 5: Open Source and Drain Contacts 
 
                 
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
HfAlO2 Layer
Al Al Al
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13C. Metallization 
 
 
                 
Gate
Source Drain
SiO2
SiO 2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
HfAlO2 Layer
Al Al Al
 
 
 
14C. Mask 6: Interconnect 
 
                                                 
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO 2
SiN2
n+n+
HfAlO2 Layer
Gate Contact
Source Contact Drain Contact
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
 
              QDG-QDC FET using Germanium Quantum Dots 
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A. QDG-QDC Nonvolatile Memory using Germanium Quantum Dots 
 
9D. Self-Assembly of Germanium Quantum Dots and Annealing at 350ºC for 10 minutes 
 
                                                        
 
 
 
 
Annealing at 350ºC for 10 minutes 
 
                    
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
Annealing 
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10D. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition                                                
for the Tunnel Oxide 
 
                                       
 
 
 
 
11D. Self-Assembly of Germanium Quantum Dots and Annealing at 350°C for 10 minutes  
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12D. Hafnium Oxide/Aluminum Oxide Combinational Layer Deposition for                                                   
Control Dielectric 
 
                  
 
 
 
13D. Mask 5: Open Source and Drain Contacts 
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14.D. Metallization 
                                          
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO2
SiN2
n+n+
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
HfAlO2 Layer
Al Al Al
 
 
 
 
15D. Mask 6: Interconnect 
 
                                                 
Gate
Source Drain
SiO2
SiO2
SiN2
SiO2
SiO 2
SiN2
n+n+
HfAlO2 Layer
Gate Contact
Source Contact Drain Contact
SiO2
Si
 SiO2
Poly-Silicon: 1000Å 
Silicon: 1150Å 
Silicon Dioxide: 1280Å 
Silicon Dioxide: 200Å 
 
     QDG-QDC Nonvolatile Memory using Germanium Quantum Dots 
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Appendix 5 
 
Etch Rate 
 
A. BOE Time Estimate for Gate Opening  
 
1. Conventional FET     
 
Material Thickness (A) 
SiO2 (Phosphorus Diffusion) 80A 
SiO2 (Wet Oxidation) 1250A 
Total Thickness 1330A 
Time Duration Estimate 133 seconds 
 
2. QDC FET & QDG-QDC FET using Silicon Quantum Dots 
 
Material Thickness (A) 
SiN4 (Silicon Nitride Deposition) 75Å 
SiO2 (Phosphorus Diffusion) 80Å 
SiO2 (Wet Oxidation) 1250Å  
Total Thickness 1405Å 
Time Duration Estimate 140.5 seconds 
 
 
B. BOE Time Estimate for Contact Holes 
 
1. Conventional FET 
       
Material Thickness (A) 
SiO2 (Dry Oxidation) 250A 
Time Duration Estimate 25 seconds 
 
2. QDC FET, QDG-QDC FET, and QDG-QDC NVM using Silicon Quantum Dots 
 
Material Thickness (A) 
SiO2 (Si Quantum Dot Oxidation) 70A 
Time Duration Estimate 7 seconds 
 
3. QDC FET, QDG-QDC FET, and QDG-QDC NVM using Germanium Quantum Dots 
 
Material Thickness (A) 
HfO2 (Hafnium Oxide Deposition) 50A 
Time Duration Estimate 5 seconds 
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C. Silicon Wafer Cleaning Procedures 
 
1. Boil wafer in Trichloroethylene (TCE) for 5 minutes. 
2. Boil in Acetone for 5 minutes. 
3. Boil in Methanol for 5 minutes. 
4. Rinse in de-ionized Water. 
5. Soak in 5% Hydrofluoric Acid (HF) for 10 minutes. 
    HF : Water = 5 : 100, HF : Water = 10 : 200 
6. Rinse in de-ionized Water. 
7. Soak in freshly made 1 H2SO4 : 1 H2O2 (always add acid at the end) for 5 minutes. 
     Make sure the H2O2 has not expired.  
     This 1 H2SO4 : 1 H2O2 solution should be hot when made, and will give off bubbles when 
the wafers are placed in the solution. 
8. Rinse in de-ionized water. 
9. Soak in HF for 5 minutes. 
10. Rinse in de-ionized Water. 
11. Soak in freshly made 1 H2SO4 : 1 H2O2 for 5 minutes. 
12. Rinse in de-ionized water. 
13. Soak in HF until the Acid rolls off the Wafer. 
14. Rinse in de-ionized Water. 
15. Soak in freshly made RCA Solution (6 H2O: 1 H2O2: 1 HCl) at 70°C for 5 minutes. 
 H2O: H2O2: HCl=120cc: 20cc: 20cc 
      Heat up the Water before adding the H2O2 and HCl (always add  acid at the end).  
      If the RCA solution turns green when you dip your tweezers in it, please discard this RCA 
solution and remake it.  
      Again, there should be bubbles given off when the Wafers are placed in the solution. 
16. Rinse in de-ionized water. 
17. Soak in HF for 5 minutes. 
18. Rinse in de-ionized water. 
19. Store in Propanol at 160°. 
